Reduced wire-length and routing complexity for LDPC decoders

被引:0
|
作者
Malema, GA [1 ]
Liebelt, MJ [1 ]
Lim, CC [1 ]
机构
[1] Univ Adelaide, Sch Elect & Elect Engn, N Terrace, Adelaide, SA 5005, Australia
关键词
LDPC; reverse Cuthill-Mackee algorithm; routing complexity;
D O I
10.1117/12.639009
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Random low-density parity-check (LDPC) codes have been shown to have better performance compared to structured codes because of their better minimum distance and girth. However, random codes result in decoders with large VLSI area and complex routing. The routing complexity is the main limitation for implementing practical fully parallel LDPC decoders. We use reordering sparse-matrix algorithms to reduce the average wire-length and congestion in fully parallel VLSI implementations. Rows and columns of the code matrix are rearranged such that each row/column connection is as close as possible. The restructuring achieves a 15% reduction in average wire-length and 30% in reducing the number of wires across an area. The shape of restructured code is predictable making it possible to develop better routing algorithms for such codes. The shape of the code also simplifies routing in that consecutive rows have almost the same range. Restructuring of the matrix does not change the code matrix and hence does not affect its performance.
引用
收藏
页数:8
相关论文
共 50 条
  • [21] Low complexity LDPC code decoders for next generation standards
    Brack, T.
    Alles, M.
    Lehnigk-Emden, T.
    Kienle, F.
    Wehn, N.
    L'Insalata, N. E.
    Rossi, F.
    Rovini, M.
    Fanucci, L.
    2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 331 - +
  • [22] Low-Complexity Switch Network for Reconfigurable LDPC Decoders
    Oh, Daesun
    Parhi, Keshab K.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (01) : 85 - 94
  • [23] Individual wire-length prediction with application to timing-driven placement
    Liu, QH
    Hu, B
    Marek-Sadowska, M
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (10) : 1004 - 1014
  • [24] Finite-Length Quasi-Synchronous LDPC Decoders
    Leduc-Primeau, Francois
    Gross, Warren J.
    2016 9TH INTERNATIONAL SYMPOSIUM ON TURBO CODES AND ITERATIVE INFORMATION PROCESSING (ISTC), 2016, : 325 - 329
  • [25] Reduced-Complexity Robust MIMO Decoders
    Thian, Boon Sim
    Goldsmith, Andrea
    IEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS, 2013, 12 (08) : 3783 - 3795
  • [26] LDPC code for reduced routing decoder
    Kim, E
    Choi, GS
    2005 ASIA-PACIFIC CONFERENCE ON COMMUNICATIONS (APCC), VOLS 1& 2, 2005, : 991 - 994
  • [27] Semi-individual wire-length prediction with application to logic synthesis
    Liu, QH
    Marek-Sadowska, M
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (04) : 611 - 624
  • [28] Low-complexity Finite Alphabet Iterative Decoders for LDPC Codes
    Cai, Fang
    Zhang, Xinmiao
    Declercq, David
    Vasic, Bane
    Dung Viet Nguyen
    Planjery, Shiva
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 1332 - 1335
  • [29] A Modular Architecture for Structured Long Block-Length LDPC Decoders
    Andrew J. Wong
    Saied Hemati
    Warren J. Gross
    Journal of Signal Processing Systems, 2018, 90 : 29 - 38
  • [30] Machine Learning Framework Using Complex Network Features to Predict Wire-length
    Nie, Tingyuan
    Zhu, Zuyuan
    Kong, Qi
    Zhou, Lijian
    Wang, Zhenhao
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 3249 - 3254