Reduced wire-length and routing complexity for LDPC decoders

被引:0
|
作者
Malema, GA [1 ]
Liebelt, MJ [1 ]
Lim, CC [1 ]
机构
[1] Univ Adelaide, Sch Elect & Elect Engn, N Terrace, Adelaide, SA 5005, Australia
关键词
LDPC; reverse Cuthill-Mackee algorithm; routing complexity;
D O I
10.1117/12.639009
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Random low-density parity-check (LDPC) codes have been shown to have better performance compared to structured codes because of their better minimum distance and girth. However, random codes result in decoders with large VLSI area and complex routing. The routing complexity is the main limitation for implementing practical fully parallel LDPC decoders. We use reordering sparse-matrix algorithms to reduce the average wire-length and congestion in fully parallel VLSI implementations. Rows and columns of the code matrix are rearranged such that each row/column connection is as close as possible. The restructuring achieves a 15% reduction in average wire-length and 30% in reducing the number of wires across an area. The shape of restructured code is predictable making it possible to develop better routing algorithms for such codes. The shape of the code also simplifies routing in that consecutive rows have almost the same range. Restructuring of the matrix does not change the code matrix and hence does not affect its performance.
引用
收藏
页数:8
相关论文
共 50 条
  • [31] A Modular Architecture for Structured Long Block-Length LDPC Decoders
    Wong, Andrew J.
    Hemati, Saied
    Gross, Warren J.
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2018, 90 (01): : 29 - 38
  • [32] A three-dimensional stochastic wire-length distribution for variable separation of strata
    Joyner, JW
    Zarkesh-Ha, P
    Davis, JA
    Meindl, JD
    PROCEEDINGS OF THE IEEE 2000 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2000, : 126 - 128
  • [33] Reduced Complexity Belief Propagation Decoders for Polar Codes
    Lin, Jun
    Xiong, Chenrong
    Yan, Zhiyuan
    2015 IEEE INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS 2015), 2015,
  • [34] Reduced-complexity decoding of LDPC codes
    Chen, JH
    Dholakia, A
    Eleftheriou, E
    Fossorier, MRC
    Hu, XY
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2005, 53 (08) : 1288 - 1299
  • [35] Design of High-Throughput Fully Parallel LDPC Decoders Based on Wire Partitioning
    Onizawa, Naoya
    Hanyu, Takahiro
    Gaudet, Vincent C.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (03) : 482 - 489
  • [36] Optimization of vertical interconnection in 3D LSI using wire-length distribution
    Nakamura, T
    Yamada, Y
    Ono, T
    Shim, JC
    Kurino, H
    Koyanagi, M
    ADVANCED METALLIZATION CONFERENCE 2003 (AMC 2003), 2004, : 35 - 43
  • [37] A stochastic wire-length distribution for gigascale integration (GSI) - Part I: Derivation and validation
    Davis, JA
    De, VK
    Meindl, JD
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (03) : 580 - 589
  • [38] Wire length as a circuit complexity measure
    Legenstein, RA
    Maass, W
    JOURNAL OF COMPUTER AND SYSTEM SCIENCES, 2005, 70 (01) : 53 - 72
  • [39] Adaptive deactivation and zero-forcing scheme for low-complexity LDPC decoders
    Kim, Taehyun
    Baik, Jonghyun
    Lee, Myeongwoo
    Heo, Jun
    EURASIP JOURNAL ON WIRELESS COMMUNICATIONS AND NETWORKING, 2017,
  • [40] Adaptive deactivation and zero-forcing scheme for low-complexity LDPC decoders
    Taehyun Kim
    Jonghyun Baik
    Myeongwoo Lee
    Jun Heo
    EURASIP Journal on Wireless Communications and Networking, 2017