Reduced wire-length and routing complexity for LDPC decoders

被引:0
|
作者
Malema, GA [1 ]
Liebelt, MJ [1 ]
Lim, CC [1 ]
机构
[1] Univ Adelaide, Sch Elect & Elect Engn, N Terrace, Adelaide, SA 5005, Australia
关键词
LDPC; reverse Cuthill-Mackee algorithm; routing complexity;
D O I
10.1117/12.639009
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Random low-density parity-check (LDPC) codes have been shown to have better performance compared to structured codes because of their better minimum distance and girth. However, random codes result in decoders with large VLSI area and complex routing. The routing complexity is the main limitation for implementing practical fully parallel LDPC decoders. We use reordering sparse-matrix algorithms to reduce the average wire-length and congestion in fully parallel VLSI implementations. Rows and columns of the code matrix are rearranged such that each row/column connection is as close as possible. The restructuring achieves a 15% reduction in average wire-length and 30% in reducing the number of wires across an area. The shape of restructured code is predictable making it possible to develop better routing algorithms for such codes. The shape of the code also simplifies routing in that consecutive rows have almost the same range. Restructuring of the matrix does not change the code matrix and hence does not affect its performance.
引用
收藏
页数:8
相关论文
共 50 条
  • [1] A Low-Complexity Message-Passing Algorithm for Reduced Routing Congestion in LDPC Decoders
    Mohsenin, Tinoosh
    Truong, Dean N.
    Baas, Bevan M.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (05) : 1048 - 1061
  • [2] Q-ary LDPC Decoders with Reduced Complexity
    Shen, X. H.
    Lau, F. C. M.
    2013 15TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY (ICACT), 2013, : 941 - 946
  • [3] A Reduced Routing Network Architecture for Partial Parallel LDPC Decoders
    Shirani-Mehr, Houshmand
    Mohsenin, Tinoosh
    Baas, Bevan
    2011 CONFERENCE RECORD OF THE FORTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS (ASILOMAR), 2011, : 2192 - 2196
  • [4] Block-interlaced LDPC decoders with reduced interconnect complexity
    Darabiha, Ahmad
    Carusone, Anthony Chan
    Kschischang, Frank R.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (01) : 74 - 78
  • [5] Automatic Wire-Routing of SFQ Digital Circuits Considering Wire-Length Matching
    Kito, Nobutaka
    Takagi, Kazuyoshi
    Takagi, Naofumi
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2016, 26 (03)
  • [6] A statistical methodology for wire-length prediction
    Wong, Jennifer L.
    Davoodi, Azadeh
    Khandelwal, Vishal
    Srivastava, Ankur
    Potkonjak, Miodrag
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (07) : 1327 - 1336
  • [7] Decreasing the complexity of LDPC iterative decoders
    Bosco, G
    Montorsi, G
    Benedetto, S
    IEEE COMMUNICATIONS LETTERS, 2005, 9 (07) : 634 - 636
  • [8] On the reduced-complexity of LDPC decoders for ultra-high-speed optical transmission
    Djordjevic, Ivan B.
    Xu, Lei
    Wang, Ting
    OPTICS EXPRESS, 2010, 18 (22): : 23371 - 23377
  • [9] Wire-length prediction using statistical techniques
    Wong, JL
    Davoodi, A
    Khandelwal, V
    Srivastava, A
    Potkonjak, M
    ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 702 - 705
  • [10] A Fast Wire-Routing Method and an Automatic Layout Tool for RSFQ Digital Circuits Considering Wire-Length Matching
    Kito, Nobutaka
    Takagi, Kazuyoshi
    Takagi, Naofumi
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2018, 28 (04)