Wire-length prediction using statistical techniques

被引:0
|
作者
Wong, JL [1 ]
Davoodi, A [1 ]
Khandelwal, V [1 ]
Srivastava, A [1 ]
Potkonjak, M [1 ]
机构
[1] Univ Calif Los Angeles, Los Angeles, CA 90095 USA
关键词
D O I
10.1109/ICCAD.2004.1382666
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We address the classic wire-length estimation problem and propose a now statistical wire-length estimation approach that captures the probability distribution function of net lengths after placement and before routing. The wire-length prediction model was developed using a combination of parametric and non-parametric statistical techniques. The model predicts not only the length of the net using input parameters extracted from the floorplan of a design, but also probability distributions that a net with given characteristics obtained after placement will have a particular length. The model is validated using both learn-and-test and resubstitution techniques. The model can be used for a variety of purposes, including the generation of a large number of statistically sound and therefore realistic instances of designs. We applied the net models to the probabilistic buffer insertion problem and obtained substantial improvement in net delay after routing.
引用
收藏
页码:702 / 705
页数:4
相关论文
共 50 条
  • [1] A statistical methodology for wire-length prediction
    Wong, Jennifer L.
    Davoodi, Azadeh
    Khandelwal, Vishal
    Srivastava, Ankur
    Potkonjak, Miodrag
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (07) : 1327 - 1336
  • [2] Individual wire-length prediction with application to timing-driven placement
    Liu, QH
    Hu, B
    Marek-Sadowska, M
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (10) : 1004 - 1014
  • [3] Semi-individual wire-length prediction with application to logic synthesis
    Liu, QH
    Marek-Sadowska, M
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (04) : 611 - 624
  • [4] Optimization of Wire-Length and Block Re-Arrangements for a Modern IC Placement Using Evolutionary Techniques
    Krishna, R. Radeep
    Kumar, P. Siva
    Sudharsan, R. Raja
    2017 IEEE INTERNATIONAL CONFERENCE ON INTELLIGENT TECHNIQUES IN CONTROL, OPTIMIZATION AND SIGNAL PROCESSING (INCOS), 2017,
  • [5] Reduced wire-length and routing complexity for LDPC decoders
    Malema, GA
    Liebelt, MJ
    Lim, CC
    MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING II, 2006, 6035
  • [6] Adaptable Wire-Length Distribution with Tunable Occupation Probability
    Amakawa, Shuhei
    Uezono, Takumi
    Sato, Takashi
    Okada, Kenichi
    Masu, Kazuya
    PROCEEDINGS OF SLIP '07: 2007 INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION, 2007, : 1 - 8
  • [7] Assessment of on-chip wire-length distribution models
    Lanzerotti, MY
    Fiorenza, G
    Rand, RA
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (10) : 1108 - 1112
  • [8] Machine Learning Framework Using Complex Network Features to Predict Wire-length
    Nie, Tingyuan
    Zhu, Zuyuan
    Kong, Qi
    Zhou, Lijian
    Wang, Zhenhao
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 3249 - 3254
  • [9] Stochastic Wire-length Model with TSV Placement on Periphery Area
    Ling, Jianhui
    Li, Huiyun
    Xu, Guoqing
    Xiong, Liying
    2014 IEEE 16TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2014, : 5 - 10
  • [10] Optimization of vertical interconnection in 3D LSI using wire-length distribution
    Nakamura, T
    Yamada, Y
    Ono, T
    Shim, JC
    Kurino, H
    Koyanagi, M
    ADVANCED METALLIZATION CONFERENCE 2003 (AMC 2003), 2004, : 35 - 43