Application of Silicon Stress Sensor in Flip Chip Packaging System

被引:0
|
作者
Jiang, Chengjie [1 ]
Xiao, Fei [1 ]
Yang, Heng [2 ]
Dou, Chuanguo [2 ]
机构
[1] Fudan Univ, Dept Mat Sci, 220 Handan Rd, Shanghai 200433, Peoples R China
[2] Shanghai Inst Microsyst & Informat Technol, Shanghai 200233, Peoples R China
关键词
stress sensor; flip chip; underfill; chip size;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Flip chip packaging system consists of different materials in the connecting parts, and has an undesirable stress distribution on the chips. Large residual strain will lead to a deterioration of the circuit performance, andresearchers are working to reduce the residual strain in the packaging system. In our work, a silicon stress sensor chip is fabricated to measure the stress distribution in flip chip packaging system, and four point bending method is used to calibrate the piezoresistance coefficients. The effects on residual strain caused by chip size, location, underfills, and the packaging process are tested, and a relationship between the parameters above and stress distribution is discussed.
引用
收藏
页码:933 / 937
页数:5
相关论文
共 50 条
  • [1] Stress Monitoring in Flip Chip Packaging Process
    Jiang, Chengjie
    Xiao, Fei
    Dou, Chuanguo
    Yang, Heng
    2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 1056 - 1060
  • [2] Flip chip packaging
    Werner, RG
    Frear, DR
    DeRosa, J
    Sorongon, E
    INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS: PROCESSES, PROPERTIES AND INTERFACES, PROCEEDINGS, 1999, : 246 - 251
  • [3] Flip-chip on Board packaging of a Thermal Wind Sensor
    Shen, Guang-ping
    Qin, Ming
    Huang, Qing-An
    Zhang, Hua
    Wu, Jian
    2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 80 - 83
  • [4] Carbon nanotube bumps for the flip chip packaging system
    Chin Chong Yap
    Christophe Brun
    Dunlin Tan
    Hong Li
    Edwin Hang Tong Teo
    Dominique Baillargeat
    Beng Kang Tay
    Nanoscale Research Letters, 7
  • [5] Carbon nanotube bumps for the flip chip packaging system
    Yap, Chin Chong
    Brun, Christophe
    Tan, Dunlin
    Li, Hong
    Teo, Edwin Hang Tong
    Baillargeat, Dominique
    Tay, Beng Kang
    NANOSCALE RESEARCH LETTERS, 2012, 7 : 1 - 8
  • [6] Measurement of Die Stress Distributions in Flip Chip CBGA Packaging
    Roberts, Jordan
    Hussain, Safina
    Rahim, M. Kaysar
    Motalab, Mohammad
    Suhling, Jeffrey C.
    Jaeger, Richard C.
    Lall, Pradeep
    Zhang, Ron
    2010 12TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, 2010,
  • [7] Chip scale packaging solution with the flip-chip technologies for CMOS image sensor
    Jung, GJ
    Yeo, YW
    Park, YM
    Kang, IS
    Kim, JH
    Choi, J
    55th Electronic Components & Technology Conference, Vols 1 and 2, 2005 Proceedings, 2005, : 18 - 22
  • [8] Tomorrows Packaging - Chip Scale Packaging vs Flip Chip
    Boustedt, K.
    Vardaman, E.J.
    Microelectronics International, 1997, 14 (03): : 31 - 32
  • [10] Flip-chip packaging solution for CMOS image sensor device
    Kim, JH
    Kang, IS
    Song, CJ
    Hur, YJ
    Kim, HN
    Baek, E
    Seo, TJ
    MICROELECTRONICS RELIABILITY, 2004, 44 (01) : 155 - 161