A 1.5 GHz Spread Spectrum Clock Generator with a 5000ppm Piecewise Linear Modulation

被引:11
|
作者
Song, Minyoung [1 ]
Ahn, Sunghoon [1 ]
Jung, Inhwa [1 ]
Kirn, Yongtae [1 ]
Kim, Chulwoo [1 ]
机构
[1] Korea Univ, Seoul, South Korea
关键词
D O I
10.1109/CICC.2008.4672119
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A spread spectrum clock generator is implemented in a 0.18 mu m CMOS process employing the proposed piecewise linear modulation profile to significantly reduce EMI with a simple implementation. A high resolution fractional divider to reduce quantization noise from the modulation is proposed as well. A peak power reduction level of 14.2dB with 5000ppm down spreading and 27.88ps(pp) of jitter in the SSCG without modulation are measured.
引用
收藏
页码:455 / 458
页数:4
相关论文
共 50 条
  • [21] A 0.8-6.3 GHz Spread Spectrum Clock Generator for SerDes Transmitter Clocking
    Mekky, Rania H.
    Dessouky, Mohamed
    2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 80 - 83
  • [22] A spread spectrum clock generator for EMI reduction
    Chen, HW
    Wu, JC
    IEICE TRANSACTIONS ON ELECTRONICS, 2001, E84C (12): : 1959 - 1966
  • [23] A fully integrated spread spectrum clock generator
    Chen, Chao-Chyun
    Lee, Sheng-Chou
    Liu, Shen-Luan
    2006 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 191 - +
  • [24] A spread-spectrum clock generator with direct VCO modulation in open-loop
    Mo, Hyunsun
    Kim, Daejeong
    IEICE ELECTRONICS EXPRESS, 2017, 14 (17):
  • [25] A fully integrated spread-spectrum clock generator by using direct VCO modulation
    Hsieh, Yi-Bin
    Kao, Yao-Huang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (07) : 1845 - 1853
  • [26] A Spread Spectrum Clock Generator for DisplayPort 1.2 with a Hershey-Kiss Modulation Profile
    Oh, Seung-Wook
    Park, Hyung-Min
    Moon, Yong-Hwan
    Kang, Jin-Ku
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2013, 13 (04) : 282 - 290
  • [27] A 1.5-GHz Sub-Sampling Fractional-N PLL for Spread-Spectrum Clock Generator in 0.18-μm CMOS
    Lin, Chun-Yu
    Wang, Tun-Ju
    Lin, Tsung-Hsien
    2017 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2017, : 253 - 256
  • [28] A Low-jitter 1.5-GHz and 350-ppm Spread-spectrum Serial ATA PHY Using Reference Clock with 400-ppm Production-frequency Tolerance
    Kawamoto, Takashi
    Kokubo, Masaru
    ESSCIRC 2008: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 174 - 177
  • [29] A Spread Spectrum Clock Generator for DisplayPort Main Link
    Lee, Won-Young
    Kim, Lee-Sup
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2011, 58 (06) : 361 - 365
  • [30] A wideband programmable spread-spectrum clock generator
    Ho, Sheng-Feng
    Huang, Hong-Yi
    2005 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 521 - 524