A novel design of 8-bit adder/subtractor by quantum-dot cellular automata

被引:86
|
作者
Kianpour, Moein [1 ]
Sabbaghi-Nadooshan, Reza [2 ]
Navi, Keivan [3 ]
机构
[1] Islamic Azad Univ, Sci & Res Branch, Dept Elect Engn, Tehran, Iran
[2] Islamic Azad Univ, Cent Tehran Branch, Dept Elect Engn, Tehran, Iran
[3] Shahid Beheshti Univ, GC, Fac Elect & Comp Engn, Tehran, Iran
关键词
Adder; Exclusive OR (XOR) gate; Majority gate; Quantum-dot Cellular Automata (QCA); Subtractor;
D O I
10.1016/j.jcss.2014.04.012
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Application of quantum-dot is a promising technology for implementing digital systems at nano-scale. QCA supports the new devices with nanotechnology architecture. This technique works based on electron interactions inside quantum-dots leading to emergence of quantum features and decreasing the problem of future integrated circuits in terms of size. In this paper, we will successfully design, implement and simulate a new full adder based on QCA with the minimum delay, area and complexities. Also, new XOR gates will be presented which are used in 8-bit controllable inverter in QCA. Furthermore, a new 8-bit full adder is designed based on the majority gate in the QCA, with the minimum number of cells and area which combines both designs to implement an 8-bit adder/subtractor in the QCA. This 8-bit adder/subtractor circuit has the minimum delay and complexity. Being potentially pipeline, the QCA technology calculates the maximum operating speed. (C) 2014 Elsevier Inc. All rights reserved.
引用
收藏
页码:1404 / 1414
页数:11
相关论文
共 50 条
  • [31] A novel controllable inverter and adder/subtractor in quantum-dot cellular automata using cell interaction based XOR gate
    Safoev, Nuriddin
    Jeon, Jun-Cheol
    MICROELECTRONIC ENGINEERING, 2020, 222
  • [32] Pipelined carry lookahead adder design in quantum-dot cellular automata
    Cho, Heumpil
    Swartzander, Earl E., Jr.
    2005 39th Asilomar Conference on Signals, Systems and Computers, Vols 1 and 2, 2005, : 1191 - 1195
  • [33] Novel designs of full adder in quantum-dot cellular automata technology
    Lei Wang
    Guangjun Xie
    The Journal of Supercomputing, 2018, 74 : 4798 - 4816
  • [34] Design of a 4-bit Adder using Reversible Logic in Quantum-Dot Cellular Automata (QCA)
    Kunalan, Darushini
    Cheong, Chee Lee
    Chau, Chien Fat
    Bin Ghazali, Azrul
    2014 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE), 2014, : 60 - 63
  • [35] Designing Nanoelectronic-compatible 8-bit Square Root Circuit by Quantum-dot Cellular Automata
    Jahangir, Mohammad Reza
    Sheikhfaal, Shadi
    Angizi, Shaahin
    Navi, Keivan
    Ahmad, Firdous
    2015 IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS, 2015, : 23 - 28
  • [36] Design of reversible universal and multifunctional gate-based 1-bit full adder and full subtractor in quantum-dot cellular automata nanocomputing
    Ahmed, Suhaib
    Baba, Majid, I
    Bhat, Soha M.
    Manzoor, Insha
    Nafees, Naira
    Ko, Seok-Bum
    JOURNAL OF NANOPHOTONICS, 2020, 14 (03)
  • [37] Design of 1-bit and 4-bit Adder using Reversible Logic in Quantum-Dot Cellular Automata
    Kumawat, Rohit
    Sasamal, Trailokya Nath
    2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 593 - 597
  • [38] Quantum-Dot Cellular Automata Serial Decimal Adder
    Gladshtein, Michael
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2011, 10 (06) : 1377 - 1382
  • [39] Adder designs and analyses for quantum-dot cellular automata
    Cho, Heumpil
    Swartzlander, Earl E., Jr.
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2007, 6 (03) : 374 - 383
  • [40] NOVEL 2-BIT FULL ADDER DESIGN IN QUANTUM DOT CELLULAR AUTOMATA TECHNIQUE
    Nile, Pranali
    Mohite, Sayli
    Kassa, Sankit
    IIOAB JOURNAL, 2019, 10 : 167 - 173