Design of reversible universal and multifunctional gate-based 1-bit full adder and full subtractor in quantum-dot cellular automata nanocomputing

被引:14
|
作者
Ahmed, Suhaib [1 ]
Baba, Majid, I [1 ]
Bhat, Soha M. [1 ,2 ]
Manzoor, Insha [1 ,3 ]
Nafees, Naira [1 ]
Ko, Seok-Bum [4 ]
机构
[1] Baba Ghulam Shah Badshah Univ, Dept Elect & Commun Engn, Rajouri, India
[2] Shri Mata Vaishno Devi Univ, Sch Elect & Commun Engn, Katra, India
[3] Jamia Millia Islamia, Ctr Nanosci & Nanotechnol, New Delhi, India
[4] Univ Saskatchewan, Dept Elect & Comp Engn, Saskatoon, SK, Canada
关键词
reversible gate; combinational circuits; quantum dots; cellular automata; nanoelectronics; energy dissipation; POWER DISSIPATION; MODULAR DESIGN; QCA;
D O I
10.1117/1.JNP.14.036002
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
The issues faced by CMOS technology in the nanoregime have led to research for other possible technologies that can operate with the same functionalities but with higher speed and lower power dissipation. One such technology is quantum-dot cellular automata (QCA). A 3 x 3 reversible universal and multifunctional gate is presented that is reversible, universal, and multifunctional in nature. The gate is then used as a building block to design an ultra-efficient 1-bit full adder and 1-bit full subtractor in QCA. Based on the performance analysis, it is concluded that the proposed designs are efficient in respect to cell count, area, delay, and quantum cost and achieve performance improvements over existing designs in the literature. Hence, the proposed designs can be efficiently utilized in various digital logics requiring minimal area and ultra-low-power consumption such as central processing units, microcontrollers, etc. (C) 2020 Society of Photo-Optical Instrumentation Engineers (SPIE)
引用
收藏
页数:20
相关论文
共 50 条
  • [1] A New Modular and Symmetric Full Adder/Subtractor in Quantum-Dot Cellular Automata Nanocomputing
    Abdullah-Al-Shafi, Md
    Behar, Ali Newaz
    Wahid, Khan A.
    [J]. JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2019, 14 (09) : 1275 - 1282
  • [2] Design of a novel reversible structure for full adder/subtractor in quantum-dot cellular automata
    Salimzadeh, Fereshteh
    Heikalabad, Saeed Rasouli
    [J]. PHYSICA B-CONDENSED MATTER, 2019, 556 : 163 - 169
  • [3] Design of a 1-Bit Half and Full Subtractor using a Quantum-Dot Cellular Automata (QCA)
    Ramachandran, S. S.
    Kumar, K. J. Jegadish
    [J]. 2017 IEEE INTERNATIONAL CONFERENCE ON POWER, CONTROL, SIGNALS AND INSTRUMENTATION ENGINEERING (ICPCSI), 2017, : 2324 - 2327
  • [4] A Novel Full Adder/Subtractor in Quantum-Dot Cellular Automata
    Mohammad Mosleh
    [J]. International Journal of Theoretical Physics, 2019, 58 : 221 - 246
  • [5] A Novel Full Adder/Subtractor in Quantum-Dot Cellular Automata
    Mosleh, Mohammad
    [J]. INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2019, 58 (01) : 221 - 246
  • [6] Rotated majority gate-based 2n-bit full adder design in quantum-dot cellular automata nanotechnology
    Kassa, Sankit
    Gupta, Prateek
    Kumar, Manoj
    Stephan, Thompson
    Kannan, Ramani
    [J]. CIRCUIT WORLD, 2022, 48 (01) : 48 - 63
  • [7] Design of an ultra-efficient reversible full adder-subtractor in quantum-dot cellular automata
    Taherkhani, Elham
    Moaiyeri, Mohammad Hossein
    Angizi, Shaahin
    [J]. OPTIK, 2017, 142 : 557 - 563
  • [8] Design of n-bit Full Adder Based on Quantum-Dot Cellular Automata
    Zhang, Hui
    Xie, Guang-Jun
    Zhang, Yong-Qiang
    [J]. Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2024, 52 (02): : 626 - 632
  • [9] Nano-scale design of full adder and full subtractor using reversible logic based decoder circuit in quantum-dot cellular automata
    Das, Jadav Chandra
    De, Debashis
    [J]. INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2023, 36 (05)
  • [10] Design of 1-bit and 4-bit Adder using Reversible Logic in Quantum-Dot Cellular Automata
    Kumawat, Rohit
    Sasamal, Trailokya Nath
    [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 593 - 597