A novel design of 8-bit adder/subtractor by quantum-dot cellular automata

被引:86
|
作者
Kianpour, Moein [1 ]
Sabbaghi-Nadooshan, Reza [2 ]
Navi, Keivan [3 ]
机构
[1] Islamic Azad Univ, Sci & Res Branch, Dept Elect Engn, Tehran, Iran
[2] Islamic Azad Univ, Cent Tehran Branch, Dept Elect Engn, Tehran, Iran
[3] Shahid Beheshti Univ, GC, Fac Elect & Comp Engn, Tehran, Iran
关键词
Adder; Exclusive OR (XOR) gate; Majority gate; Quantum-dot Cellular Automata (QCA); Subtractor;
D O I
10.1016/j.jcss.2014.04.012
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Application of quantum-dot is a promising technology for implementing digital systems at nano-scale. QCA supports the new devices with nanotechnology architecture. This technique works based on electron interactions inside quantum-dots leading to emergence of quantum features and decreasing the problem of future integrated circuits in terms of size. In this paper, we will successfully design, implement and simulate a new full adder based on QCA with the minimum delay, area and complexities. Also, new XOR gates will be presented which are used in 8-bit controllable inverter in QCA. Furthermore, a new 8-bit full adder is designed based on the majority gate in the QCA, with the minimum number of cells and area which combines both designs to implement an 8-bit adder/subtractor in the QCA. This 8-bit adder/subtractor circuit has the minimum delay and complexity. Being potentially pipeline, the QCA technology calculates the maximum operating speed. (C) 2014 Elsevier Inc. All rights reserved.
引用
收藏
页码:1404 / 1414
页数:11
相关论文
共 50 条
  • [21] Fast Quantum-Dot Cellular Automata Adder/Subtractor Using Novel Fault Tolerant Exclusive-or Gate and Full Adder
    Marshal Raj
    Lakshminarayanan Gopalakrishnan
    Seok-Bum Ko
    International Journal of Theoretical Physics, 2019, 58 : 3049 - 3064
  • [22] Efficient Design of a Hybrid Adder in Quantum-Dot Cellular Automata
    Pudi, Vikramkumar
    Sridharan, K.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (09) : 1535 - 1548
  • [23] Design of a 4-bit Ripple Adder Using Quantum-dot Cellular Automata (QCA)
    Chan, Sarah Tji Yan
    Chau, Chien Fat
    bin Ghazali, Azrul
    2013 IEEE INTERNATIONAL CONFERENCE ON CIRCUITS AND SYSTEMS (ICCAS 2013), 2013, : 33 - 38
  • [24] Fast Quantum-Dot Cellular Automata Adder/Subtractor Using Novel Fault Tolerant Exclusive-or Gate and Full Adder
    Raj, Marshal
    Gopalakrishnan, Lakshminarayanan
    Ko, Seok-Bum
    INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2019, 58 (09) : 3049 - 3064
  • [25] An Efficient Quantum-Dot Cellular Automata Adder
    Bruschi, Francesco
    Perini, Francesco
    Rana, Vincenzo
    Sciuto, Donatella
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 1220 - 1223
  • [26] Design of a 1-Bit Half and Full Subtractor using a Quantum-Dot Cellular Automata (QCA)
    Ramachandran, S. S.
    Kumar, K. J. Jegadish
    2017 IEEE INTERNATIONAL CONFERENCE ON POWER, CONTROL, SIGNALS AND INSTRUMENTATION ENGINEERING (ICPCSI), 2017, : 2324 - 2327
  • [27] DESIGN OF NOVEL EFFICIENT FULL ADDER CIRCUIT FOR QUANTUM-DOT CELLULAR AUTOMATA TECHNOLOGY
    Mokhtari, Dariush
    Rezai, Abdalhossein
    Rashidi, Hamid
    Rabiei, Faranak
    Emadi, Saeid
    Karimi, Asghar
    FACTA UNIVERSITATIS-SERIES ELECTRONICS AND ENERGETICS, 2018, 31 (02) : 279 - 285
  • [28] Parallel Prefix Adder Design Using Quantum-dot Cellular Automata
    Escobar, Kim A.
    Ribas, Renato P.
    2013 26TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2013), 2013,
  • [29] Novel designs of full adder in quantum-dot cellular automata technology
    Wang, Lei
    Xie, Guangjun
    JOURNAL OF SUPERCOMPUTING, 2018, 74 (09): : 4798 - 4816
  • [30] Performance Analysis and Design of Full Adder in Quantum-dot Cellular Automata
    Sun M.-B.
    Lü H.-J.
    Zhang Y.-Q.
    Xie G.-J.
    Xie, Guang-Jun (gjxie8005@hfut.edu.cn), 1774, Chinese Institute of Electronics (46): : 1774 - 1780