FPGA Implementation of Neuron Model Using Piecewise Nonlinear Function on Double-Precision Floating-Point Format

被引:0
|
作者
Kawamura, Satoshi [1 ]
Saito, Masato [2 ]
Yoshida, Hitoaki [3 ]
机构
[1] Iwate Univ, Super Comp & Informat Sci Ctr, Morioka, Iwate 0208550, Japan
[2] P&A Technol Inc, Morioka, Iwate 0200834, Japan
[3] Iwate Univ, Fac Educ, Morioka, Iwate 0208550, Japan
关键词
Artificial neurons model; Field programmable gate array (FPGA); Sigmoid function; Chaotic behavior; Piecewise nonlinear function; DESIGN;
D O I
10.1007/978-3-319-42007-3_54
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The artificial neurons model has been implemented in a field programmable gate array (FPGA). The neuron model can be applied to learning, training of neural networks; all data types are 64 bits, and first and second-order functions is employed to approximate the sigmoid function. The constant values of the model are tuned to provide a sigmoid-like approximate function which is both continuous and continuously differentiable. All data types of the neuron are corresponding to double precision in C language. The neuron implementation is expressed in 48-stage pipeline. Assessment with an Altera Cyclone IV predicts an operating speed of 85 MHz. Simulation of 4 neurons neural network on FPGA obtained chaotic behavior. An FPGA output chaos influenced by calculation precision and characteristics of the output function. The circuit is the estimation that above 1,000 neurons can implement in Altera Cyclone IV. It shows the effectiveness of this FPGA model to have obtained the chaotic behavior where nonlinearity infuences greatly. Therefore, this model shows wide applied possibility.
引用
收藏
页码:620 / 629
页数:10
相关论文
共 50 条
  • [1] Design and Implementation of Differential Evolution Algorithm on FPGA for Double-Precision Floating-Point Representation
    Cortes-Antonio, Prometeo
    Rangel-Gonzalez, Josue
    Villa-Vargas, Luis A.
    Antonio Ramirez-Salinas, Marco
    Molina-Lozano, Heron
    Batyrshin, Ildar
    [J]. ACTA POLYTECHNICA HUNGARICA, 2014, 11 (04) : 139 - 153
  • [2] VLSI Implementation of Double-Precision Floating-Point Multiplier Using Karatsuba Technique
    Manish Kumar Jaiswal
    Ray C. C. Cheung
    [J]. Circuits, Systems, and Signal Processing, 2013, 32 : 15 - 27
  • [3] VLSI Implementation of Double-Precision Floating-Point Multiplier Using Karatsuba Technique
    Jaiswal, Manish Kumar
    Cheung, Ray C. C.
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2013, 32 (01) : 15 - 27
  • [4] Efficient argument range reduction for implementation of double-precision floating-point exponential function
    Wang, Laixiong
    Chen, Yangping
    Huang, Shitan
    [J]. WCICA 2006: SIXTH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION, VOLS 1-12, CONFERENCE PROCEEDINGS, 2006, : 6800 - +
  • [5] A Coprocessor for Double-Precision Floating-Point Matrix Multiplication
    Jia, Xun
    Wu, Guiming
    Xie, Xianghui
    Wu, Dong
    [J]. Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2019, 56 (02): : 410 - 420
  • [6] An analysis of the double-precision floating-point FFT on FPGAs
    Hemmert, KS
    Underwood, KD
    [J]. FCCM 2005: 13TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2005, : 171 - 180
  • [7] An IEEE 754 Double-Precision Floating-Point Multiplier for Denormalized and Normalized Floating-Point Numbers
    Thompson, Ross
    Stine, James E.
    [J]. PROCEEDINGS OF THE ASAP2015 2015 IEEE 26TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2015, : 62 - 63
  • [8] High throughput compression of double-precision floating-point data
    Burtscher, Martin
    Ratanaworabhan, Paruj
    [J]. DCC 2007: DATA COMPRESSION CONFERENCE, PROCEEDINGS, 2007, : 293 - +
  • [9] FPGA Based Implementation of a Double Precision IEEE Floating-Point Adder
    Ghosh, Somsubhra
    Bhattacharyya, Prarthana
    Dutta, Arka
    [J]. 7TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO 2013), 2013, : 271 - 275
  • [10] Efficient Implementation of IEEE Double Precision Floating-Point Multiplier on FPGA
    Jaiswal, Manish Kumar
    Chandrachoodan, Nitin
    [J]. IEEE REGION 10 COLLOQUIUM AND THIRD INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS, VOLS 1 AND 2, 2008, : 334 - 337