共 50 条
- [2] VLSI Implementation of Double-Precision Floating-Point Multiplier Using Karatsuba Technique [J]. Circuits, Systems, and Signal Processing, 2013, 32 : 15 - 27
- [4] Efficient argument range reduction for implementation of double-precision floating-point exponential function [J]. WCICA 2006: SIXTH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION, VOLS 1-12, CONFERENCE PROCEEDINGS, 2006, : 6800 - +
- [5] A Coprocessor for Double-Precision Floating-Point Matrix Multiplication [J]. Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2019, 56 (02): : 410 - 420
- [6] An analysis of the double-precision floating-point FFT on FPGAs [J]. FCCM 2005: 13TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2005, : 171 - 180
- [7] An IEEE 754 Double-Precision Floating-Point Multiplier for Denormalized and Normalized Floating-Point Numbers [J]. PROCEEDINGS OF THE ASAP2015 2015 IEEE 26TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2015, : 62 - 63
- [8] High throughput compression of double-precision floating-point data [J]. DCC 2007: DATA COMPRESSION CONFERENCE, PROCEEDINGS, 2007, : 293 - +
- [9] FPGA Based Implementation of a Double Precision IEEE Floating-Point Adder [J]. 7TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO 2013), 2013, : 271 - 275
- [10] Efficient Implementation of IEEE Double Precision Floating-Point Multiplier on FPGA [J]. IEEE REGION 10 COLLOQUIUM AND THIRD INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS, VOLS 1 AND 2, 2008, : 334 - 337