Design and Implementation of Differential Evolution Algorithm on FPGA for Double-Precision Floating-Point Representation

被引：0

作者：

Cortes-Antonio, Prometeo ^{[1
]}

Rangel-Gonzalez, Josue ^{[1
]}

Villa-Vargas, Luis A. ^{[1
]}

Antonio Ramirez-Salinas, Marco ^{[1
]}

Molina-Lozano, Heron ^{[1
]}

Batyrshin, Ildar ^{[2
]}

机构：

[1] Natl Polytech Inst, Ctr Res Comp, Mexico City, DF, Mexico

[2] Inst Mexicano Petr, Mexico City 07730, DF, Mexico

来源：

ACTA POLYTECHNICA HUNGARICA | 2014年 / 11卷 / 04期

关键词：

FPGA; Differential Evolution Algorithm; floating point; OPTIMIZATION; HARDWARE;

D O I：

暂无

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

The paper presents the results of implementation of differential evolution algorithm on FPGA using floating point representation with double precision useful in real numeric problems. Verilog Hardware Description Language (HDL) was used for Altera hardware design. Schematics of the modules of differential evolution algorithm are presented. The performance of the design is evaluated through six different functions problems implemented in hardware.

引用

页码：139 / 153

页数：15

共 50 条

[1] FPGA Implementation of Neuron Model Using Piecewise Nonlinear Function on Double-Precision Floating-Point Format
Kawamura, Satoshi
Saito, Masato
Yoshida, Hitoaki
[J]. TRENDS IN APPLIED KNOWLEDGE-BASED SYSTEMS AND DATA SCIENCE, 2016, 9799 : 620 - 629
[2] A Coprocessor for Double-Precision Floating-Point Matrix Multiplication
Jia, Xun
Wu, Guiming
Xie, Xianghui
Wu, Dong
[J]. Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2019, 56 (02): : 410 - 420
[3] VLSI Implementation of Double-Precision Floating-Point Multiplier Using Karatsuba Technique
Manish Kumar Jaiswal
Ray C. C. Cheung
[J]. Circuits, Systems, and Signal Processing, 2013, 32 : 15 - 27
[4] An analysis of the double-precision floating-point FFT on FPGAs
Hemmert, KS
Underwood, KD
[J]. FCCM 2005: 13TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2005, : 171 - 180
[5] VLSI Implementation of Double-Precision Floating-Point Multiplier Using Karatsuba Technique
Jaiswal, Manish Kumar
Cheung, Ray C. C.
[J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2013, 32 (01) : 15 - 27
[6] An IEEE 754 Double-Precision Floating-Point Multiplier for Denormalized and Normalized Floating-Point Numbers
Thompson, Ross
Stine, James E.
[J]. PROCEEDINGS OF THE ASAP2015 2015 IEEE 26TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2015, : 62 - 63
[7] Efficient argument range reduction for implementation of double-precision floating-point exponential function
Wang, Laixiong
Chen, Yangping
Huang, Shitan
[J]. WCICA 2006: SIXTH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION, VOLS 1-12, CONFERENCE PROCEEDINGS, 2006, : 6800 - +
[8] High throughput compression of double-precision floating-point data
Burtscher, Martin
Ratanaworabhan, Paruj
[J]. DCC 2007: DATA COMPRESSION CONFERENCE, PROCEEDINGS, 2007, : 293 - +
[9] FPGA Based Implementation of a Double Precision IEEE Floating-Point Adder
Ghosh, Somsubhra
Bhattacharyya, Prarthana
Dutta, Arka
[J]. 7TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO 2013), 2013, : 271 - 275
[10] Efficient Implementation of IEEE Double Precision Floating-Point Multiplier on FPGA
Jaiswal, Manish Kumar
Chandrachoodan, Nitin
[J]. IEEE REGION 10 COLLOQUIUM AND THIRD INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS, VOLS 1 AND 2, 2008, : 334 - 337

← 1 2 3 4 5 →