A 50GHz 130μW Inductorless Prescaler in 45nm SOI CMOS using ETSPC logic

被引：0

作者：

Roa, Elkim ^{[1
]}

Jung, Byunghoo ^{[1
]}

机构：

[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA

来源：

2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012) | 2012年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We present a compact dual-modulus prescaler working at 50GHz without using inductors. A novel divider-by-2/3 in a reduced logic with minimum number of transistors is presented. For the first time, a single-phase clock digital-logic-based prescaler operating at frequencies in the mm-wave band is demonstrated. A power consumption of 130.2 mu W at 50GHz, gives the best power-efficiency reported. The prescaler is designed in a 45nm SOI CMOS technology with 1V supply.

引用

页码：1071 / 1074

页数：4

共 45 条

[41] Bi-Directional Flip-Chip 28 GHz Phased-Array Core-Chip in 45nm CMOS SOI for High-Efficiency High-Linearity 5G Systems
Kodak, Umut
Rebeiz, Gabriel M.
2017 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2017, : 61 - 64
[42] A DC to 43-GHz SPST Switch with Minimum 50-dB Isolation and+19.6-dBm Large-Signal Power Handling in 45-nm SOI-CMOS
Eltaliawy, Ayman
Long, John R.
Cahoon, Ned
2020 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2020, : 63 - 66
[43] A 7.1 GHz+23.7 dBm OIP3 1-dB NF Cascode LNA for next-generation Wi-Fi using a 130 nm SOI CMOS Technology
Das, Indrajit
Kakara, Hari Kishore
Reddy, Vasudeva
Vanukuru, Venkata
PROCEEDINGS OF THE 37TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, VLSID 2024 AND 23RD INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, ES 2024, 2024, : 140 - 144
[44] A 45nm high performance bulk logic platform technology (CMOS6) using ultra high NA(1.07) immersion lithography with hybrid dual-damascene structure and porous low-k BEOL
Nii, H.
Sanuki, T.
Okayama, Y.
Ota, K.
Iwarnoto, T.
Fujimaki, T.
Kimura, T.
Watanabe, R.
Komoda, T.
Eiho, A.
Aikawa, K.
Yamaguchi, H.
Morimoto, R.
Ohshima, K.
Yokoyama, T.
Matsumoto, T.
Hachimine, K.
Sogo, Y.
Shino, S.
Kanai, S.
Yamazaki, T.
Takahashi, S.
Maeda, H.
Iwata, T.
Ohno, K.
Takegawa, Y.
Oishi, A.
Togo, M.
Fukasaku, K.
Takasu, Y.
Yamasaki, H.
Inokuma, H.
Matsuo, K.
Sato, T.
Nakazawa, M.
Katagiri, T.
Nakazawa, K.
Shinyama, T.
Tetsuka, T.
Fujita, S.
Kagawa, Y.
Nagaoka, K.
Muramatsu, S.
Iwasa, S.
Mimotogi, S.
Yoshida, K.
Sunouchi, K.
Iwai, M.
Saito, M.
Ikeda, M.
2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 419 - +
[45] A 0.5 V, 9-GHz Sub-Integer Frequency Synthesizer Using Multi-Phase Injection-Locked Prescaler for Phase-Switching-Based Programmable Division With Automatic Injection-Lock Calibration in 45-nm CMOS
Gangasani, Gautam R.
Kinget, Peter R.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (05) : 803 - 807

← 1 2 3 4 5 →