An Improved Multi-core Shared Cache Replacement Algorithm

被引:4
|
作者
Fang Juan [1 ]
Li Chengyan [1 ]
机构
[1] Beijing Univ Technol, Coll Comp Sci, Beijing, Peoples R China
关键词
component; multi-core; replacement; shared cache; HIGH-PERFORMANCE; POLICIES;
D O I
10.1109/DCABES.2012.39
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Many multi-core processors employ a large last-level cache (LLC) shared among the multiple cores. Past research has demonstrated that traditional LRU and its approximation can lead to poor performance and unfairness when the multiple cores compete for the limited LLC capacity, and is susceptible to thrashing for memory-intensive workloads that have a working set greater than the available cache size. As the LLC grows in capacity, associativity, the performance gap between the LRU and the theoretical optimal replacement algorithms has widened. In this paper, we propose FLRU ( Frequency based LRU) replacement algorithm, which is applied to multi-core shared L2 cache, and it takes the recent access information, partition and the frequency information into consideration. FLRU manages to filter the less reused blocks through dynamic insertion/promotion policy and victim selection strategy to ensure that some fraction of the working set is retained in the cache so that at least that fraction of the working set can contribute to cache hits and to avoid trashing; meanwhile we augment traditional cache partition with victim selection, insertion and promotion policies to manage shared L2 caches.
引用
收藏
页码:13 / 17
页数:5
相关论文
共 50 条
  • [41] A Survey on Performance of On-Chip Cache for Multi-core Architectures
    Priya, B. Krishna
    Joshi, Amit D.
    Ramasubramanian, N.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INFORMATICS AND ANALYTICS (ICIA' 16), 2016,
  • [42] Real-Time Cache Management for Multi-Core Virtualization
    Kim, Hyoseung
    Rajkumar, Ragunathan
    2016 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), 2016,
  • [43] Runtime Adaptive Cache Checkpointing for RISC Multi-Core Processors
    Kempf, Fabian
    Hoefer, Julian
    Kress, Fabian
    Hotfilter, Tim
    Harbaum, Tanja
    Becker, Juergen
    2022 IEEE 35TH INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (IEEE SOCC 2022), 2022, : 160 - 165
  • [44] Cache Contention and Application Performance Prediction for Multi-Core Systems
    Xu, Chi
    Chen, Xi
    Dick, Robert P.
    Mao, Zhuoqing Morley
    2010 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE (ISPASS 2010), 2010, : 76 - 86
  • [45] FabCache: Cache Design Automation for Heterogeneous Multi-core Processors
    Okamoto, Takaki
    Nakabayashi, Tomoyuki
    Sasaki, Takahiro
    Kondo, Toshio
    2013 FIRST INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING (CANDAR), 2013, : 602 - 606
  • [46] On the Functional Test of the Cache Coherency Logic in Multi-core Systems
    Perez Acle, J.
    Cantoro, R.
    Sanchez, E.
    Reorda, M. Sonza
    2015 IEEE 6TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2015,
  • [47] Adaptive V-Set Cache for Multi-core Processors
    El-Moursy, Ali A.
    2014 IEEE 8TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANYCORE SOCS (MCSOC), 2014, : 297 - 302
  • [48] A shared matrix unit for a chip multi-core processor
    Soliman, Mostafa I.
    Al-Junaid, Abdulmajid F.
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2013, 73 (08) : 1146 - 1156
  • [49] ImGA: an improved genetic algorithm for partitioned scheduling on heterogeneous multi-core systems
    Ayari, Rabeh
    Hafnaoui, Imane
    Beltrame, Giovanni
    Nicolescu, Gabriela
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2018, 22 (1-2) : 183 - 197
  • [50] Probabilistic Analysis of Cache Memories and Cache Memories Impacts on Multi-core Embedded Systems
    Guet, Fabrice
    Santinelli, Luca
    Morio, Jerome
    2016 11TH IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS (SIES), 2016,