Probabilistic Analysis of Cache Memories and Cache Memories Impacts on Multi-core Embedded Systems

被引:0
|
作者
Guet, Fabrice [1 ]
Santinelli, Luca [1 ]
Morio, Jerome [1 ]
机构
[1] ONERA Toulouse, UFTMIP, Toulouse, France
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Task execution is heavily affected by the different elements composing real-time systems. Modeling and analyzing such effects would allow reducing the pessimism lying behind the worst-cases. A measurement-based probabilistic approach is developed in order to characterize cache behavior with probabilistic average and worst-case profiles. The approach applies also statistics for studying the impact that different system configurations have on the profiles as well as for evaluating the impact of caches on task execution times. The quality of the probabilistic models is verified through test cases with benchmark tasks running on non time-randomized multi-core real-time systems.
引用
收藏
页数:10
相关论文
共 50 条
  • [1] On the Design of Low-Power Cache Memories for Homogeneous Multi-Core Processors
    Asaduzzaman, Abu
    Rani, Manira
    Sibai, Fadi N.
    2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 387 - 390
  • [2] CaPPS: cache partitioning with partial sharing for multi-core embedded systems
    Zang, Wei
    Gordon-Ross, Ann
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2016, 20 (01) : 65 - 92
  • [3] CaPPS: cache partitioning with partial sharing for multi-core embedded systems
    Wei Zang
    Ann Gordon-Ross
    Design Automation for Embedded Systems, 2016, 20 : 65 - 92
  • [4] Cache memories for dataflow systems
    Pennsylvania State Univ, University Park, United States
    IEEE Parallel Distrib Technol, 4 (50-64):
  • [5] Cache memories for dataflow systems
    Hurson, AR
    Kavi, KM
    Shirazi, B
    Lee, B
    IEEE PARALLEL & DISTRIBUTED TECHNOLOGY, 1996, 4 (04): : 50 - +
  • [6] CACHE MEMORIES
    SMITH, AJ
    COMPUTING SURVEYS, 1982, 14 (03) : 473 - 530
  • [7] PERFORMANCE ANALYSIS OF CACHE MEMORIES
    RAO, GS
    JOURNAL OF THE ACM, 1978, 25 (03) : 378 - 395
  • [8] On Cache Timing Attacks Considering Multi-core Aspects in Virtualized Embedded Systems
    Weiss, Michael
    Weggenmann, Benjamin
    August, Moritz
    Sigl, Georg
    TRUSTED SYSTEMS, INTRUST 2014, 2015, 9473 : 151 - 167
  • [9] Multi-core cache hierarchies
    Balasubramonian R.
    Jouppi N.
    Muralimanohar N.
    Synthesis Lectures on Computer Architecture, 2011, 17 : 1 - 155
  • [10] Improving the scalability of shared cache multi-core systems
    Prabhu, Sapna
    Daruwala, R. D.
    2014 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2014,