Probabilistic Analysis of Cache Memories and Cache Memories Impacts on Multi-core Embedded Systems

被引:0
|
作者
Guet, Fabrice [1 ]
Santinelli, Luca [1 ]
Morio, Jerome [1 ]
机构
[1] ONERA Toulouse, UFTMIP, Toulouse, France
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Task execution is heavily affected by the different elements composing real-time systems. Modeling and analyzing such effects would allow reducing the pessimism lying behind the worst-cases. A measurement-based probabilistic approach is developed in order to characterize cache behavior with probabilistic average and worst-case profiles. The approach applies also statistics for studying the impact that different system configurations have on the profiles as well as for evaluating the impact of caches on task execution times. The quality of the probabilistic models is verified through test cases with benchmark tasks running on non time-randomized multi-core real-time systems.
引用
收藏
页数:10
相关论文
共 50 条
  • [21] Schedulability analysis in EDF scheduler with cache memories
    Campoy, AM
    Sáez, S
    Perles, A
    Busquets, JV
    REAL-TIME AND EMBEDDED COMPUTING SYSTEMS AND APPLICATIONS, 2003, 2968 : 328 - 341
  • [22] Code and Data Placement for Embedded Processors with Scratchpad and Cache Memories
    Yuriko Ishitobi
    Tohru Ishihara
    Hiroto Yasuura
    Journal of Signal Processing Systems, 2010, 60 : 211 - 224
  • [23] Code and Data Placement for Embedded Processors with Scratchpad and Cache Memories
    Ishitobi, Yuriko
    Ishihara, Tohru
    Yasuura, Hiroto
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2010, 60 (02): : 211 - 224
  • [24] EFFICIENT SIMULATION OF CACHE MEMORIES
    DWARKADAS, S
    JUMP, JR
    SINCLAIR, JB
    1989 WINTER SIMULATION CONFERENCE PROCEEDINGS, 1989, : 1032 - 1041
  • [25] MULTI-PROGRAMMING MISS RATIO IN CACHE MEMORIES
    WITTE, J
    SIEMENS FORSCHUNGS-UND ENTWICKLUNGSBERICHTE-SIEMENS RESEARCH AND DEVELOPMENT REPORTS, 1979, 8 (03): : 157 - 161
  • [26] Increasing the Efficiency of an Embedded Multi-Core Bytecode Processor Using an Object Cache
    Zabel, Martin
    Preusser, Thomas B.
    Spallek, Rainer G.
    PROCEEDINGS OF THE 10TH INTERNATIONAL WORKSHOP ON JAVA TECHNOLOGIES FOR REAL-TIME AND EMBEDDED SYSTEMS, 2012, : 88 - 97
  • [27] A Cache Utility Monitor for Multi-core Processor
    Fang, Juan
    Cheng, Yan-Jin
    Cai, Min
    Chang, Ze-Qing
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATION AND SENSOR NETWORKS (WCSN 2016), 2016, 44 : 561 - 565
  • [28] Cache Efficiency and Scalability on Multi-core Architectures
    Mueller, Thomas
    Trinitis, Carsten
    Smajic, Jasmin
    PARALLEL COMPUTING TECHNOLOGIES, 2011, 6873 : 88 - +
  • [29] the Review of Cache Partitioning in Multi-core Processor
    Li, Shuo
    Xu, Gaochao
    Dong, Yushuang
    Wu, Feng
    ADVANCED MEASUREMENT AND TEST, PARTS 1 AND 2, 2010, 439-440 : 1223 - +
  • [30] Directory cache design for multi-core processor
    State Key Laboratory of High-End Server & Storage Technology , Beijing
    100085, China
    Jisuanji Yanjiu yu Fazhan, 6 (1242-1253):