共 50 条
- [31] Behavior-aware cache hierarchy optimization for low-power multi-core embedded systems MODERN PHYSICS LETTERS B, 2017, 31 (19-21):
- [33] Evaluation of Cache Coherence Protocols on Multi-Core Systems with Linear Workloads 2009 ISECS INTERNATIONAL COLLOQUIUM ON COMPUTING, COMMUNICATION, CONTROL, AND MANAGEMENT, VOL IV, 2009, : 342 - 345
- [34] Predictable Cache Coherence for Multi-Core Real-Time Systems PROCEEDINGS OF THE 23RD IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2017), 2017, : 235 - 246
- [35] Shared Cache-aware Scheduling Algorithm on Multi-core Systems INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND COMMUNICATION ENGINEERING (CSCE 2015), 2015, : 1249 - 1255
- [37] ANALYSIS OF MIN BASED MULTIPROCESSORS WITH PRIVATE CACHE MEMORIES PROCEEDINGS OF THE 1989 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, VOL 1: ARCHITECTURE, 1989, : I51 - I58
- [38] Defeating Simple Power Analysis Attacks in Cache Memories 2015 CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS), 2015,
- [39] A WCET analysis method for pipelined microprocessors with cache memories Doktorsavhandlingar vid Chalmers Tekniska Hogskola, 2002, (1864):