Probabilistic Analysis of Cache Memories and Cache Memories Impacts on Multi-core Embedded Systems

被引:0
|
作者
Guet, Fabrice [1 ]
Santinelli, Luca [1 ]
Morio, Jerome [1 ]
机构
[1] ONERA Toulouse, UFTMIP, Toulouse, France
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Task execution is heavily affected by the different elements composing real-time systems. Modeling and analyzing such effects would allow reducing the pessimism lying behind the worst-cases. A measurement-based probabilistic approach is developed in order to characterize cache behavior with probabilistic average and worst-case profiles. The approach applies also statistics for studying the impact that different system configurations have on the profiles as well as for evaluating the impact of caches on task execution times. The quality of the probabilistic models is verified through test cases with benchmark tasks running on non time-randomized multi-core real-time systems.
引用
收藏
页数:10
相关论文
共 50 条
  • [31] Behavior-aware cache hierarchy optimization for low-power multi-core embedded systems
    Zhao, Huatao
    Luo, Xiao
    Zhu, Chen
    Watanabe, Takahiro
    Zhu, Tianbo
    MODERN PHYSICS LETTERS B, 2017, 31 (19-21):
  • [33] Evaluation of Cache Coherence Protocols on Multi-Core Systems with Linear Workloads
    Jang, Yong J.
    Ro, Won W.
    2009 ISECS INTERNATIONAL COLLOQUIUM ON COMPUTING, COMMUNICATION, CONTROL, AND MANAGEMENT, VOL IV, 2009, : 342 - 345
  • [34] Predictable Cache Coherence for Multi-Core Real-Time Systems
    Hassan, Mohamed
    Kaushik, Anirudh M.
    Patel, Hiren
    PROCEEDINGS OF THE 23RD IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2017), 2017, : 235 - 246
  • [35] Shared Cache-aware Scheduling Algorithm on Multi-core Systems
    Tang, Xiao-Yong
    INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND COMMUNICATION ENGINEERING (CSCE 2015), 2015, : 1249 - 1255
  • [36] Page Reusability-Based Cache Partitioning for Multi-Core Systems
    Park, Jiwoong
    Yeom, Heonyoung
    Son, Yongseok
    IEEE TRANSACTIONS ON COMPUTERS, 2020, 69 (06) : 812 - 818
  • [37] ANALYSIS OF MIN BASED MULTIPROCESSORS WITH PRIVATE CACHE MEMORIES
    BHUYAN, LN
    LIU, BC
    AHMED, I
    PROCEEDINGS OF THE 1989 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, VOL 1: ARCHITECTURE, 1989, : I51 - I58
  • [38] Defeating Simple Power Analysis Attacks in Cache Memories
    Neagu, Madalin
    Miclea, Liviu
    Manich, Salvador
    2015 CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS), 2015,
  • [39] A WCET analysis method for pipelined microprocessors with cache memories
    Lundqvist, Thomas
    Doktorsavhandlingar vid Chalmers Tekniska Hogskola, 2002, (1864):
  • [40] A comparative analysis of performance improvement schemes for cache memories
    Kavi, Krishna
    Nwachukwu, Izuchukwu
    Fawibe, Ademola
    COMPUTERS & ELECTRICAL ENGINEERING, 2012, 38 (02) : 243 - 257