Optimizing high voltage bipolar transistors in a smart-power complementary BiCMOS technology

被引:2
|
作者
Ryter, R
Zingg, R
Fichtner, W
机构
[1] Integrated Systems Laboratory, Swiss Fed. Institute of Technology, Zürich
关键词
D O I
10.1016/0038-1101(95)00416-5
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The implementation of high voltage vertical bipolar transistors in a BiCMOS technology requires sufficient space for the extension of the collector-base depletion region. Assuming that layout design rules for high voltage devices are used, the open base breakdown voltage BVCEO is only defined by the one-dimensional vertical doping profile through the n(+)-emitter, the p-base, the n-intrinsic and the n(+)-extrinsic collector, i.e. lateral effects can be neglected for this type of breakdown. This paper describes the derivation of simple equations for optimizing the n(+)pn(-)n(+)-structure. Closed-form analytical equations based on the impact ionization model from Fulop ([1] Solid St. Electron. 10, 39 (1967)) yield the dependence of the open base breakdown voltage BVCEO on the transistor gain, doping level and width of the intrinsic collector. Copyright (C) 1996 Published by Elsevier Science Ltd
引用
收藏
页码:1185 / 1191
页数:7
相关论文
共 50 条
  • [21] Design of complementary LDMOS in 0.35 μm BiCMOS technology for smart integration
    Abouelatta-Ebrahim, M.
    Gontrand, C.
    Zekry, A.
    EUROPEAN PHYSICAL JOURNAL-APPLIED PHYSICS, 2012, 57 (01):
  • [22] A simple, high performance TFSOI complementary BiCMOS technology for low power wireless applications
    Kumar, M
    Tan, Y
    Sin, JKO
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (01) : 200 - 202
  • [23] Damage analysis in smart-power technology electrostatic discharge (ESD) protection devices
    Pogany, D
    Seliger, N
    Litzenberger, M
    Gossner, H
    Stecher, M
    Müller-Lynch, T
    Werner, W
    Gornik, E
    MICROELECTRONICS RELIABILITY, 1999, 39 (6-7) : 1143 - 1148
  • [24] AN ANALOG TECHNOLOGY INTEGRATES BIPOLAR, CMOS, AND HIGH-VOLTAGE DMOS TRANSISTORS
    KRISHNA, S
    KUO, J
    GAETA, IS
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (01) : 89 - 95
  • [25] A Perspective on Symmetric Lateral Bipolar Transistors on SOI as a Complementary Bipolar Logic Technology
    Ning, Tak H.
    Cai, Jin
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2015, 3 (01): : 24 - 36
  • [26] High reliability power VDMOS transistors in bipolar/CMOS/DMOS technology
    Rey-Tauriac, Y
    Taurin, M
    Bonnaud, O
    MICROELECTRONICS RELIABILITY, 2001, 41 (9-10) : 1707 - 1712
  • [27] TFSOI COMPLEMENTARY BICMOS TECHNOLOGY FOR LOW-POWER APPLICATIONS
    HUANG, WLM
    KLEIN, KM
    GRIMALDI, M
    RACANELLI, M
    RAMASWAMI, S
    TSAO, J
    FOERSTNER, J
    HWANG, BYC
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (03) : 506 - 512
  • [28] Integration of SiGe heterojunction bipolar transistors in a 200 mm industrial BiCMOS technology
    deBerranger, E
    Bodnar, S
    Chantre, A
    Kirtsch, J
    Monroy, A
    Granier, A
    Laurens, M
    Regolini, JL
    Mouis, M
    THIN SOLID FILMS, 1997, 294 (1-2) : 250 - 253
  • [29] SIMULATIONS OF COLLECTOR RESISTANCE OF PNP TRANSISTORS FOR COMPLEMENTARY BIPOLAR TECHNOLOGY
    LU, PF
    TANG, DD
    SOLID-STATE ELECTRONICS, 1989, 32 (08) : 675 - 678
  • [30] A CRYO-BICMOS TECHNOLOGY WITH SI/SIGE HETEROJUNCTION BIPOLAR-TRANSISTORS
    IMAI, K
    YAMAZAKI, T
    TATSUMI, T
    NIINO, T
    TASHIRO, T
    NAKAMAE, M
    NEC RESEARCH & DEVELOPMENT, 1991, 32 (02): : 207 - 213