Negative bias temperature instability in n-channel power VDMOSFETs

被引:24
|
作者
Dankovic, D. [1 ]
Manic, I. [1 ]
Davidovic, V. [1 ]
Djoric-Veljkovic, S. [2 ]
Golubovic, S. [1 ]
Stojadinovic, N. [1 ]
机构
[1] Univ Nis, Fac Elect Engn, Nish 18000, Serbia
[2] Univ Nis, Fac Civil Engn & Architecture, Nish 18000, Serbia
关键词
D O I
10.1016/j.microrel.2008.06.015
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Negative gate bias is used in some applications for faster switching off the n-channel MOS devices. It is shown in this Study that NBT stress-related instability in commercial n-channel power VDMOSFETs could be actually more serious than in corresponding p-channel devices. NBT stress is found to create equal V-T shifts in both device types, whereas the subsequent positive bias annealing results in more serious overall V-T instability in n-channel devices. The changes in the densities of stress-induced interface traps in two device types are equal as well, but significant amounts of NBT stress-induced border traps are only found in n-channel devices. All the results are discussed in terms of hydrogen reaction and diffusion model. (C) 2008 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1313 / 1317
页数:5
相关论文
共 50 条
  • [21] Investigation on γ radiation effects of N-channel VDMOSFETs irradiated without electric field stress
    Zeng, Guang
    Liu, Xuqiang
    Yang, Guixia
    Li, Lei
    Chen, Xiaochi
    Jian, Yuan
    Zhu, Sha
    Pang, Yuanlong
    MICROELECTRONICS RELIABILITY, 2021, 116
  • [22] Impact of Copper and Aluminum Power Metallization on the Negative Bias Temperature Instability
    Stradiotto, Roberta
    Pobegen, Gregor
    Nelhiebel, Michael
    2012 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2012, : 65 - 69
  • [23] Impact of nitrogen on negative bias temperature instability in p-channel MOSFETs
    Houssa, M
    Parthasarathy, C
    Espreux, N
    Autran, JL
    Revil, N
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2003, 6 (12) : G146 - G148
  • [24] Effects of elevated-temperature bias stressing on radiation response in power VDMOSFETs
    Stojadinovic, N
    Djoric-Veljkovic, S
    Manic, I
    Davidovic, V
    Golubovic, S
    PROCEEDINGS OF THE 2001 8TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2001, : 243 - 248
  • [25] Comparison between post-irradiation annealing and post-high electric field stress annealing of n-channel power VDMOSFETs
    Ristic, GS
    Pejovic, MM
    Jaksic, AB
    APPLIED SURFACE SCIENCE, 2003, 220 (1-4) : 181 - 185
  • [26] Observation of Negative Bias Temperature Instabilities in Parasitic P-Channel MOSFETs Occurring During High-Temperature Reverse-Bias Stressing of Trench-Gated N-Channel MOSFETs
    Hao, Jifa
    Rioux, Mark
    Awadelkarim, Osama O.
    2011 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT (IRW), 2011, : 129 - 132
  • [27] A method for negative bias temperature instability (NBTI) measurements on power VDMOS transistors
    Prijic, A.
    Dankovic, D.
    Vracar, Lj
    Manic, I.
    Prijic, Z.
    Stojadinovic, N.
    MEASUREMENT SCIENCE AND TECHNOLOGY, 2012, 23 (08)
  • [28] On the channel length dependence of negative bias temperature instability in nano-CMOS technology
    Jin, Lei
    Xu, Mingzhen
    INTERNATIONAL JOURNAL OF NANOTECHNOLOGY, 2009, 6 (7-8) : 670 - 680
  • [29] Negative bias temperature instability threshold voltage shift turnaround in SiGe channel MOSFETs
    Kambour, Kenneth E.
    Kouhestani, Camron
    McMarr, Patrick
    Hughes, Harold L.
    Steinke, Daniel R.
    Devine, Roderick A. B.
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2015, 33 (02):
  • [30] Controversial issues in negative bias temperature instability
    Stathis, James H.
    Mahapatra, Souvik
    Grasser, Tibor
    MICROELECTRONICS RELIABILITY, 2018, 81 : 244 - 251