Device Design Guideline of 5-nm-Node FinFETs and Nanosheet FETs for Analog/RF Applications

被引:31
|
作者
Yoon, Jun-Sik [1 ]
Baek, Rock-Hyun [1 ]
机构
[1] Pohang Univ Sci & Technol POSTECH, Dept Elect Engn, Pohang 37673, South Korea
来源
IEEE ACCESS | 2020年 / 8卷 / 08期
基金
新加坡国家研究基金会;
关键词
5-nm node; FinFETs; NSFETs; nanosheet; intrinsic gain; cutoff frequency; maximum oscillation frequency; analog; RF; gate resistance; PARAMETER EXTRACTION; PERFORMANCE; MODEL; SI;
D O I
10.1109/ACCESS.2020.3031870
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Analog/RF performances of 5-nm node bulk fin-shaped field-effect transistors (FinFETs) and nanosheet FETs (NSFETs) were investigated and compared thoroughly using fully-calibrated TCAD. NSFETs have greater current drivability and gate-to-channel controllability than FinFETs under the same footprint, thus achieving larger intrinsic gain. But the cutoff frequencies of FinFETs and NSFETs are comparable due to larger gate capacitances of NSFETs compensating DC performance improvements. Gate resistances of NSFETs are larger because of their metal gate (MG) configuration surrounding the channels, longer MG height by the top-most NS spacing region, and the bottom transistor, thus degrading maximum oscillation frequency . Device design guidelines of FinFETs and NSFETs are also studied for better intrinsic gain, . Intrinsic gain is improved by better electrostatics, whereas increases by greater current drivability over . For larger , careful device design is required to compensate between , thus NSFETs are promising for analog/RF applications.
引用
收藏
页码:189395 / 189403
页数:9
相关论文
共 38 条
  • [1] Device Design Guidelines for Nanoscale FinFETs in RF/Analog Applications
    Sohn, Chang-Woo
    Kang, Chang Yong
    Baek, Rock-Hyun
    Choi, Do-Young
    Sagong, Hyun Chul
    Jeong, Eui-Young
    Baek, Chang-Ki
    Lee, Jeong-Soo
    Lee, Jack C.
    Jeong, Yoon-Ha
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (09) : 1234 - 1236
  • [2] Systematic DC/AC Performance Benchmarking of Sub-7-nm Node FinFETs and Nanosheet FETs
    Yoon, Jun-Sik
    Jeong, Jinsu
    Lee, Seunghwan
    Baek, Rock-Hyun
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2018, 6 (01): : 942 - 947
  • [3] Pushing the Boundaries: Design and Simulation Approach of Negative Capacitance Nanosheet FETs with Ferroelectric and Dielectric Spacers at the Sub-3 nm Technology Node for Analog/RF/Mixed Signal Applications
    Valasa, Sresta
    Kotha, Venkata Ramakrishna
    Vadthiya, Narendar
    ACS APPLIED ELECTRONIC MATERIALS, 2024, 6 (05) : 3206 - 3215
  • [4] Effect of Temperature on Performance of 5-nm Node Silicon Nanosheet Transistors for Analog Applications
    Pundir, Yogendra Pratap
    Bisht, Arvind
    Saha, Rajesh
    Pal, Pankaj Kumar
    SILICON, 2022, 14 (16) : 10581 - 10589
  • [5] Effect of Temperature on Performance of 5-nm Node Silicon Nanosheet Transistors for Analog Applications
    Yogendra Pratap Pundir
    Arvind Bisht
    Rajesh Saha
    Pankaj Kumar Pal
    Silicon, 2022, 14 : 10581 - 10589
  • [6] A Comprehensive RF Characterization and Modeling Methodology for the 5nm Technology Node FinFETs
    Parihar, Shivendra Singh
    Pampori, Ahtisham
    Dwivedi, Praveen
    Huang, Jun
    Wang, Weike
    Imura, Kimihiko
    Hu, Chenming
    Chauhan, Yogesh Singh
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2023, 11 : 444 - 455
  • [7] Dielectric Material and Thermal Optimization in Sidewall Spacer Design for Junctionless Nanosheet FETs at Sub-5 nm Technology Node: An Insight into Device and Circuit Performance
    Indhur, Vanitha
    Dupati, Uma Maheshwari
    Lakkarasu, Manasa
    Sanga, Sravya
    Valasa, Sresta
    Kotha, Venkata Ramakrishna
    Bhukya, Sunitha
    Vadthiya, Narendar
    Vadthya, Bheemudu
    Malishetty, Narendar
    Maheshwaram, Satish
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2024, 13 (10)
  • [8] Design Insights of Nanosheet FET and CMOS Circuit Applications at 5-nm Technology Node
    Sreenivasulu, V. Bharath
    Narendar, Vadthiya
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (08) : 4115 - 4122
  • [9] Device to circuit level implementation of JL-NSFET for DC/analog/RF applications at sub-5nm technology node: design optimization and temperature analysis
    Bheemudu, Vadthya
    Vaithiyanathan, Dhandapani
    Kaur, Baljit
    PHYSICA SCRIPTA, 2024, 99 (12)
  • [10] Design and Performance Optimization of Junctionless Bottom Spacer FinFET for Digital/Analog/RF Applications at Sub-5nm Technology Node
    Valasa, Sresta
    Ramakrishna, K. V.
    Vadthiya, Narendar
    Bhukya, Sunitha
    Rao, N. Bheema
    Maheshwaram, Satish
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2023, 12 (01)