Black Box Delay Fault Models for Non-scan Sequential Circuits

被引:0
|
作者
Bareisa, Eduardas [1 ]
Jusas, Vacius [1 ]
Motiejunas, Kestutis [1 ]
Motiejunas, Liudas [2 ]
Seinauskas, Rimantas [1 ]
机构
[1] Kaunas Univ Technol, Studentu 50-404, LT-51368 Kaunas, Lithuania
[2] Kaunas Univ Technol, Studentu 50-401, LT-51368 Kaunas, Lithuania
关键词
sequential non-scan circuit; functional test; black box delay fault model; FUNCTIONAL TEST SEQUENCES; COVERAGE;
D O I
10.2298/CSIS161118040B
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
We presented nine new black box delay fault models for non-scan sequential circuits at the functional level, when the primary inputs and primary outputs are available only. We examined the suggested fault models in two stages. During the first stage of the experiment, we selected the best two fault models for further examination on the base of criterion proposed in the paper. During the second stage, we used the functional delay fault model and two black box delay fault models from the first stage for test selection. The comparison of fault coverages was carried out for transition faults. The obtained results demonstrate that transition fault coverages of tests selected based on proposed black box fault models are similar to coverages of tests selected based on functional delay fault model that uses the inner state of circuit.
引用
收藏
页码:237 / 256
页数:20
相关论文
共 50 条
  • [1] Functional fault models for non-scan sequential circuits
    Bareisa, Eduardas
    Jusas, Vacius
    Motiejunas, Kestutis
    Seinauskas, Rimantas
    [J]. MICROELECTRONICS RELIABILITY, 2011, 51 (12) : 2402 - 2411
  • [2] GENERATING FUNCTIONAL DELAY FAULT TESTS FOR NON-SCAN SEQUENTIAL CIRCUITS
    Bareisa, Eduardas
    Jusas, Vacius
    Motiejunas, Liudas
    Seinauskas, Rimantas
    [J]. INFORMATION TECHNOLOGY AND CONTROL, 2010, 39 (02): : 100 - 107
  • [3] On primitive fault test generation in non-scan sequential circuits
    Tekumalla, RC
    Menon, PR
    [J]. 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 275 - 282
  • [4] On Delay Test Generation for Non-scan Sequential Circuits at Functional Level
    Bareisa, E.
    Jusas, V.
    Motiejunas, K.
    Seinauskas, R.
    [J]. ELEKTRONIKA IR ELEKTROTECHNIKA, 2011, (03) : 67 - 70
  • [5] Delay-testable non-scan sequential circuits with clock suppression
    Tekumalla, R
    Menon, PR
    [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 137 - 140
  • [6] Path-delay fault diagnosis in non-scan sequential circuits with at-speed test application
    Pant, P
    Chatterjee, A
    [J]. INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 245 - 252
  • [7] An Efficient Fault Simulation Technique for Transition Faults in Non-Scan Sequential Circuits
    Bosio, A.
    Girard, P.
    Pravossoudovich, S.
    Bernardi, P.
    Reorda, M. Sonza
    [J]. PROCEEDINGS OF THE 2009 IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2009, : 50 - +
  • [8] TRANSITION FAULT TEST GENERATION FOR NON-SCAN SEQUENTIAL CIRCUITS AT FUNCTIONAL LEVEL
    Bareisa, Eduardas
    Jusas, Vacius
    Motiejunas, Kestutis
    Seinauskas, Rimantas
    [J]. INFORMATION TECHNOLOGIES' 2010, 2010, : 246 - 253
  • [9] A Non-Scan Testable Design of Sequential Circuits by Improving Controllability
    Hideo Tamamoto
    [J]. 湖南大学学报(自然科学版), 2000, (S2) : 46 - 51
  • [10] A Non-Scan Testable Design of Sequential Circuits by Improving Controllability
    Hideo Tamamoto
    Hiroshi Yokoyama
    Koji Seki and Naoko Obara Department of Information Engineering
    Akita University
    Akita
    Japan
    [J]. 湖南大学学报(自然科学版), 2000, (自然科学版) - 51