A complete strategy for testing an on-chip multiprocessor architecture

被引：28
|
作者：
Aktouf, C [1 ]
机构：
[1] Inst Natl Polytech Grenoble, F-38031 Grenoble, France
来源：
IEEE DESIGN & TEST OF COMPUTERS | 2002年 / 19卷 / 01期
关键词：
Algorithms - Integrated circuit testing - Random access storage - Routers - VLSI circuits;
D O I：
10.1109/54.980050
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
By dividing testing into three phases-router, RAM block, and processors-this strategy ensures an efficient tradeoff of test quality and cost.
引用
收藏
页码：18 / 28
页数：11
相关论文
共 50 条
  • [1] An isometric on-chip multiprocessor architecture
    Ogoubi, Etienne
    Hafid, Abdel Hakim
    Turcotte, Marcel
    2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 991 - +
  • [2] Architecture of the on-chip debug module for a multiprocessor system
    Zhang, Kexin
    Yu, Jian
    CIVIL, ARCHITECTURE AND ENVIRONMENTAL ENGINEERING, VOLS 1 AND 2, 2017, : 1505 - 1509
  • [3] GigaNetIC -: A scalable embedded on-chip multiprocessor architecture for network applications
    Niemann, JC
    Puttmann, C
    Porrmann, M
    Rückert, U
    ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2006, PROCEEDINGS, 2006, 3894 : 268 - 282
  • [4] Architecture, On-Chip Network and Programming Interface Concept for Multiprocessor System-on-Chip
    Samman, Faisal Arya
    Dollak, Bjoern
    Antoni, Jonatan
    Hollstein, Thomas
    2016 INTERNATIONAL CONFERENCE ON SMART GREEN TECHNOLOGY IN ELECTRICAL AND INFORMATION SYSTEMS (ICSGTEIS), 2016, : 155 - 160
  • [5] On-chip multiprocessor with simultaneous multithreading
    Park, K
    Choi, SH
    Chung, Y
    Hahn, WJ
    Yoon, SH
    ETRI JOURNAL, 2000, 22 (04) : 13 - 24
  • [6] A RAM ARCHITECTURE FOR CONCURRENT ACCESS AND ON-CHIP TESTING
    LIU, JC
    SHIN, KG
    IEEE TRANSACTIONS ON COMPUTERS, 1991, 40 (10) : 1153 - 1159
  • [7] Utilization of cache area in on-chip multiprocessor
    Oi, H
    Ranganathan, N
    MICROPROCESSORS AND MICROSYSTEMS, 2000, 24 (08) : 429 - 436
  • [8] Hardware/software codesign of on-chip communication architecture for application-specific multiprocessor system-on-chip
    Zergainoh, Nacer-Eddine
    Baghdadi, Amer
    Jerraya, Ahmed
    INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2005, 1 (1-2) : 112 - 124
  • [9] Modular on-chip multiprocessor for routing applications
    Berrayana, S
    Faure, E
    Genius, D
    Pétrot, F
    EURO-PAR 2004 PARALLEL PROCESSING, PROCEEDINGS, 2004, 3149 : 846 - 855
  • [10] Survey over On-Chip Buses for VLSI Architecture with Optimized Delay for Multiprocessor System Design
    Subathradevi, S.
    Vennila, C.
    2015 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2015, : 372 - 375
12345