A complete strategy for testing an on-chip multiprocessor architecture

被引：28
|
作者：
Aktouf, C [1 ]
机构：
[1] Inst Natl Polytech Grenoble, F-38031 Grenoble, France
来源：
IEEE DESIGN & TEST OF COMPUTERS | 2002年 / 19卷 / 01期
关键词：
Algorithms - Integrated circuit testing - Random access storage - Routers - VLSI circuits;
D O I：
10.1109/54.980050
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
By dividing testing into three phases-router, RAM block, and processors-this strategy ensures an efficient tradeoff of test quality and cost.
引用
收藏
页码：18 / 28
页数：11
相关论文
共 50 条
  • [21] Physical planning for on-chip multiprocessor networks and switch fabrics
    Ye, TT
    De Micheli, G
    IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2003, : 97 - 107
  • [22] The LOTTERYBUS on-chip communication architecture
    Lahiri, Kanishka
    Raghunathan, Anand
    Lakshminarayana, Ganesh
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (06) : 596 - 608
  • [23] Architecture design of a single-chip multiprocessor
    Yao, WB
    Wang, DS
    Zheng, WM
    Guo, SL
    Current Trends in High Performance Computing and Its Applications, Proceedings, 2005, : 165 - 174
  • [24] Resource efficiency of the GigaNetIC chip multiprocessor architecture
    Niemann, Jorg-Christian
    Puttmann, Christoph
    Porrmann, Mario
    Rueckert, Ulrich
    JOURNAL OF SYSTEMS ARCHITECTURE, 2007, 53 (5-6) : 285 - 299
  • [25] A chip-multiprocessor architecture with speculative multithreading
    Krishnan, V
    Torrellas, J
    IEEE TRANSACTIONS ON COMPUTERS, 1999, 48 (09) : 866 - 880
  • [26] RCMP: A Reconfigurable Chip-MultiProcessor architecture
    Boa, Raphael Fonte
    da Penha, Dulcinia Oliveira
    Amaral, Alexandre Marques
    De Souza, Marcio Oliveira Soares
    Martins, Carlos Augusto P. da Silva
    Ekel, Petr Yakovievitch
    FRONTIERS OF HIGH PERFORMANCE COMPUTING AND NETWORKING - ISPA 2006 WORKSHOPS, PROCEEDINGS, 2006, 4331 : 94 - 103
  • [27] Exploring Hybrid NoC Architecture for Chip Multiprocessor
    Mnejja, Sirine
    Aydi, Yassine
    Abid, Mohamed
    2018 30TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2018, : 307 - 310
  • [28] On-chip testing of embedded transducers
    Mir, S
    Rufer, L
    Courtois, B
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 463 - 472
  • [29] ON-CHIP TESTING OF EMBEDDED PLAS
    VARMA, P
    AMBLER, AP
    BAKER, K
    JOURNAL OF THE INSTITUTION OF ELECTRONIC AND RADIO ENGINEERS, 1985, 55 (09): : 306 - 310
  • [30] On-chip pseudorandom MEMS testing
    Rufer, L
    Mir, S
    Simeu, E
    Domingues, C
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2005, 21 (03): : 233 - 241
12345