Hardware/software codesign of on-chip communication architecture for application-specific multiprocessor system-on-chip

被引:3
|
作者
Zergainoh, Nacer-Eddine [1 ]
Baghdadi, Amer [2 ]
Jerraya, Ahmed [1 ]
机构
[1] Natl Polytech Inst Grenoble, TIMA Lab, F-38031 Grenoble, France
[2] ENST Bretagne, Technopole Brest Iroise, Elect Dept, CS 83818, F-29238 Brest 3, France
关键词
component-based design; generic architecture model; systematic design methodology; on-chip communication wrappers; AHB-AMBA; multiprocessor SoC;
D O I
10.1504/IJES.2005.008813
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
System-on-chip (SoC) is developing as a new paradigm in electronic system design. This allows an entire hardware/software system to be built on a single chip, using predesigned components. This paper examines the achievements and future of novel approach and flow for an efficient design of application-specific multiprocessor system-on-chip (called GAM-SoC). The approach is based on a generic architecture model, which is used as a template throughout the design process. The key characteristics of this model are its great modularity, flexibility and scalability, which make it reusable for a large class of applications. In the flow, architectural parameters are first extracted from a high-level system specification and then used to instantiate architectural components, such as processors, memory modules, IP-hardware blocks and on-chip communication networks. The flow includes the generation of hardware/software wrappers that adapts the processor to the on-chip communication network in an application-specific way. The feasibility and effectiveness of this approach are illustrated by significant demonstration examples.
引用
收藏
页码:112 / 124
页数:13
相关论文
共 50 条
  • [1] A generic architecture model based-methodology for an efficient design of hardware/software application-specific multiprocessor System-on-Chip
    Zergainoh, NE
    Baghdadi, A
    Jerraya, AA
    [J]. ANNALS OF TELECOMMUNICATIONS, 2004, 59 (7-8) : 784 - 806
  • [2] An optimal memory allocation for application-specific multiprocessor system-on-chip
    Meftali, S
    Gharsalli, F
    Rousseau, F
    Jerraya, AA
    [J]. ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2001, : 19 - 24
  • [3] Automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chip
    Lyonnard, D
    Yoo, S
    Baghdadi, A
    Jerraya, AA
    [J]. 38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 518 - 523
  • [4] Architecture, On-Chip Network and Programming Interface Concept for Multiprocessor System-on-Chip
    Samman, Faisal Arya
    Dollak, Bjoern
    Antoni, Jonatan
    Hollstein, Thomas
    [J]. 2016 INTERNATIONAL CONFERENCE ON SMART GREEN TECHNOLOGY IN ELECTRICAL AND INFORMATION SYSTEMS (ICSGTEIS), 2016, : 155 - 160
  • [5] Colif:: a multilevel design representation for application-specific multiprocessor system-on-chip design
    Cesário, WO
    Nicolescu, G
    Gauthier, L
    Lyonnard, D
    Jerraya, AA
    [J]. 12TH INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, 2000, : 110 - 115
  • [6] Design and Implementation of an On-Chip Permutation Network for Multiprocessor System-On-Chip
    Phi-Hung Pham
    Song, Junyoung
    Park, Jongsun
    Kim, Chulwoo
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (01) : 173 - 177
  • [7] On-chip communication architectures for reconfigurable system-on-chip
    Lee, AS
    Bergmann, NW
    [J]. 2003 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2003, : 332 - 335
  • [8] Application-specific multiprocessor Systems-on-Chip
    Jerraya, AA
    Baghdadi, A
    Cesário, W
    Gauthier, L
    Lyonnard, D
    Nicolescu, G
    Paviot, Y
    Yoo, S
    [J]. MICROELECTRONICS JOURNAL, 2002, 33 (11) : 891 - 898
  • [9] Design of an architecture for Multiprocessor System-on-Chip (MPSoC)
    Hu Yue-li
    Ding Qian
    [J]. 2006 CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN AND PACKAGING AND COMPONENT FAILURE ANALYSIS (HDP '06), PROCEEDINGS, 2006, : 267 - +
  • [10] Multilevel communication modeling for Multiprocessor System-on-Chip
    Popovici, Katalin
    Jerraya, Ahmed Amine
    [J]. 2008 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 136 - +