Hardware/software codesign of on-chip communication architecture for application-specific multiprocessor system-on-chip

被引:3
|
作者
Zergainoh, Nacer-Eddine [1 ]
Baghdadi, Amer [2 ]
Jerraya, Ahmed [1 ]
机构
[1] Natl Polytech Inst Grenoble, TIMA Lab, F-38031 Grenoble, France
[2] ENST Bretagne, Technopole Brest Iroise, Elect Dept, CS 83818, F-29238 Brest 3, France
关键词
component-based design; generic architecture model; systematic design methodology; on-chip communication wrappers; AHB-AMBA; multiprocessor SoC;
D O I
10.1504/IJES.2005.008813
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
System-on-chip (SoC) is developing as a new paradigm in electronic system design. This allows an entire hardware/software system to be built on a single chip, using predesigned components. This paper examines the achievements and future of novel approach and flow for an efficient design of application-specific multiprocessor system-on-chip (called GAM-SoC). The approach is based on a generic architecture model, which is used as a template throughout the design process. The key characteristics of this model are its great modularity, flexibility and scalability, which make it reusable for a large class of applications. In the flow, architectural parameters are first extracted from a high-level system specification and then used to instantiate architectural components, such as processors, memory modules, IP-hardware blocks and on-chip communication networks. The flow includes the generation of hardware/software wrappers that adapts the processor to the on-chip communication network in an application-specific way. The feasibility and effectiveness of this approach are illustrated by significant demonstration examples.
引用
收藏
页码:112 / 124
页数:13
相关论文
共 50 条
  • [21] Architecture of the reconfigurable ultrasonic system-on-chip hardware platform
    Gilliland, Spenser
    Govindan, Pramod
    Saniie, Jafar
    [J]. IET CIRCUITS DEVICES & SYSTEMS, 2016, 10 (04) : 301 - 308
  • [22] Hardware/software support for adaptive work-stealing in on-chip multiprocessor
    Meunier, Quentin
    Petrot, Frederic
    Roch, Jean-Louis
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2010, 56 (08) : 392 - 406
  • [23] A new application feature analysis approach for system-on-chip hardware/software partitioning
    Zhao, Peng
    Li, Sikun
    Wang, Dawei
    Yan, Ming
    [J]. CISP 2008: FIRST INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, VOL 2, PROCEEDINGS, 2008, : 630 - 634
  • [24] Hardening Architectures for Multiprocessor System-on-Chip
    Aviles, Pablo M.
    Garcia-Astudillo, Luis A.
    Entrena, Luis
    Garcia-Valderas, Mario
    Martin-Holgado, Pedro
    Morilla, Yolanda
    Lindoso, Almudena
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2024, 71 (08) : 1887 - 1895
  • [25] Tailoring circuit-switched network-on-chip to application-specific system-on-chip by two optimization schemes
    Chang, Kuel-Chung
    Shen, Jih-Sheng
    Chen, Tien-Fu
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2008, 13 (01)
  • [26] Multiprocessor system-on-chip (MPSoC) technology
    Wolf, Wayne
    Jerraya, Ahmed Amine
    Martin, Grant
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (10) : 1701 - 1713
  • [27] On-chip interconnect schemes for reconfigurable system-on-chip
    Lee, AS
    Bergmann, NW
    [J]. MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING, 2004, 5274 : 442 - 453
  • [28] A new on-chip interconnection network for System-on-Chip
    Liu Youyao
    Han Jungang
    Du Huimin
    [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS, 2008, : 532 - +
  • [29] An application-specific design methodology for on-chip crossbar generation
    Murali, Srinivasan
    Benini, Luca
    De Micheli, Giovanni
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (07) : 1283 - 1296
  • [30] A design methodology for efficient application-specific on-chip interconnects
    Ho, WH
    Pinkston, TM
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2006, 17 (02) : 174 - 190