Controlling the Error Floor in LDPC Decoding

被引：24

作者：

Zhang, Shuai ^{[1
]}

Schlegel, Christian ^{[2
]}

机构：

[1] STAT Canada, Ottawa, ON K1A 0T6, Canada

[2] Dalhousie Univ, NSERC Ultra Maritime Digital Commun Ctr, Halifax, NS B3H 4R2, Canada

来源：

IEEE TRANSACTIONS ON COMMUNICATIONS | 2013年 / 61卷 / 09期

关键词：

Absorbing set; error floor; importance sampling; iterative decoding; low-density parity-check codes; trapping set; PARITY-CHECK CODES; FULLY ABSORBING SETS;

D O I：

10.1109/TCOMM.2013.071813.120659

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The error floor of LDPC is revisited as an effect of dynamic message behavior in the so-called absorbing sets of the code. It is shown that if the signal growth in the absorbing sets is properly balanced by the growth of set-external messages, the error floor can be lowered to essentially arbitrarily low levels. Importance sampling techniques are discussed and used to verify the analysis, as well as to discuss the impact of iterations and message quantization on the code performance in the ultra-low BER (error floor) regime.

引用

页码：3566 / 3575

页数：10

共 50 条

[41] An Efficient Post-Processor for Lowering the Error Floor of LDPC Codes
Cui, Hangxuan
Lin, Jun
Wang, Zhongfeng
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (03) : 397 - 401
[42] Error Floor Estimation of Long LDPC Codes on Magnetic Recording Channels
Hu, Xinde
Li, Zongwang
Kumar, B. V. K. Vijaya
Barndt, Richard
IEEE TRANSACTIONS ON MAGNETICS, 2010, 46 (06) : 1836 - 1839
[43] Modification on the IPEG algorithm for constructing LDPC codes with low error floor
Kim, Sung-Ha
Kim, Joon-Sung
Kim, Dae-Son
Song, Hong-Yeop
2007 IEEE 65TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-6, 2007, : 2215 - 2217
[44] Boosting Learning for LDPC Codes to Improve the Error-Floor Performance
Kwak, Hee-Youl
Yun, Dae-Young
Kim, Yongjune
Kim, Sang-Hyo
No, Jong-Seon
ADVANCES IN NEURAL INFORMATION PROCESSING SYSTEMS 36 (NEURIPS 2023), 2023,
[45] Construction of Short-Length LDPC Codes with Low Error Floor
Zheng, X.
Lau, F. C. M.
Tse, C. K.
He, Y.
2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1818 - +
[46] An Efficient Post Processing Scheme to Lower the Error Floor of LDPC Decoders
Li, Wenjie
Lin, Jun
Wang, Zhongfeng
2017 17TH IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY (ICCT 2017), 2017, : 122 - 126
[47] Error floor behavior study of LDPC codes for concatenated codes design
Chen Weigang
Yin Liuguo
Lu Jianhua
SECOND INTERNATIONAL CONFERENCE ON SPACE INFORMATION TECHNOLOGY, PTS 1-3, 2007, 6795
[48] Serial Concatenation of Reed Muller and LDPC Codes with Low Error Floor
Xiao, Xin
Nasseri, Mona
Vasic, Bane
Lin, Shu
2017 55TH ANNUAL ALLERTON CONFERENCE ON COMMUNICATION, CONTROL, AND COMPUTING (ALLERTON), 2017, : 688 - 693
[49] Block interleaving algorithm for construction of low error floor LDPC codes
Zhang, Kaibin
Yin, Liuguo
Lu, Jianhua
Qinghua Daxue Xuebao/Journal of Tsinghua University, 2010, 50 (01): : 153 - 155
[50] Lowering error floor of irregular LDPC codes by CRC and OSD algorithm
Gounai, S
Ohtsuki, T
IEICE TRANSACTIONS ON COMMUNICATIONS, 2006, E89B (01) : 1 - 10

← 1 2 3 4 5 →