Controlling the Error Floor in LDPC Decoding

被引：24

作者：

Zhang, Shuai ^{[1
]}

Schlegel, Christian ^{[2
]}

机构：

[1] STAT Canada, Ottawa, ON K1A 0T6, Canada

[2] Dalhousie Univ, NSERC Ultra Maritime Digital Commun Ctr, Halifax, NS B3H 4R2, Canada

来源：

IEEE TRANSACTIONS ON COMMUNICATIONS | 2013年 / 61卷 / 09期

关键词：

Absorbing set; error floor; importance sampling; iterative decoding; low-density parity-check codes; trapping set; PARITY-CHECK CODES; FULLY ABSORBING SETS;

D O I：

10.1109/TCOMM.2013.071813.120659

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The error floor of LDPC is revisited as an effect of dynamic message behavior in the so-called absorbing sets of the code. It is shown that if the signal growth in the absorbing sets is properly balanced by the growth of set-external messages, the error floor can be lowered to essentially arbitrarily low levels. Importance sampling techniques are discussed and used to verify the analysis, as well as to discuss the impact of iterations and message quantization on the code performance in the ultra-low BER (error floor) regime.

引用

页码：3566 / 3575

页数：10

共 50 条

[21] An Algorithmic Error-Resilient Scheme for Robust LDPC Decoding
Li, Huai-Ting
Ding-Yuan, Lee
Chen, Kun-Chih
Wu, An-Yeu
2015 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2015,
[22] Lowering the Error Floor of LDPC Codes Using Cyclic Liftings
Asvadi, Reza
Banihashemi, Amir H.
Ahmadian-Attari, Mahmoud
2010 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, 2010, : 724 - 728
[23] A Deviation-Based Conditional Upper Bound on the Error Floor Performance for Min-Sum Decoding of Short LDPC Codes
Psota, Eric T.
Kowalczuk, Jedrzej
Perez, Lance C.
IEEE TRANSACTIONS ON COMMUNICATIONS, 2012, 60 (12) : 3567 - 3578
[24] Lowering the Error Floor of LDPC Codes Using Cyclic Liftings
Asvadi, Reza
Banihashemi, Amir H.
Ahmadian-Attari, Mahmoud
IEEE TRANSACTIONS ON INFORMATION THEORY, 2011, 57 (04) : 2213 - 2224
[25] An Upper Bounding Technique on the Error Floor Performance of LDPC Codes
Kumar, Santhosh
Motwani, Ravi H.
GLOBECOM 2017 - 2017 IEEE GLOBAL COMMUNICATIONS CONFERENCE, 2017,
[26] Constraining LDPC degree distributions for improved error floor performance
Johnson, SJ
Weller, SR
IEEE COMMUNICATIONS LETTERS, 2006, 10 (02) : 103 - 105
[27] Lowering the Error Floor of ADMM Penalized Decoder for LDPC Codes
Jiao Xiaopeng
Mu Jianjun
CHINA COMMUNICATIONS, 2016, 13 (08) : 127 - 135
[28] On the Construction of Low Error Floor LDPC Codes on Rectangular Lattices
Tao, Xiongfei
Liu, Pan
Feng, Zhuoming
Hu, Zuoqi
IEEE COMMUNICATIONS LETTERS, 2014, 18 (12) : 2073 - 2076
[29] ERROR FLOOR COMPENSATION FOR LDPC CODES USING CONCATENATED SCHEMES
Spourlis, G.
Tsatsaragkos, I.
Kanistras, N.
Paliouras, V.
2012 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2012, : 155 - 160
[30] Improved decoding and error floor analysis of staircase codes
Holzbaur, Lukas
Bartz, Hannes
Wachter-Zeh, Antonia
DESIGNS CODES AND CRYPTOGRAPHY, 2019, 87 (2-3) : 647 - 664

← 1 2 3 4 5 →