Serial Concatenation of Reed Muller and LDPC Codes with Low Error Floor

被引:0
|
作者
Xiao, Xin [1 ]
Nasseri, Mona [2 ]
Vasic, Bane [1 ]
Lin, Shu [2 ]
机构
[1] Univ Arizona, Dept Elect & Comp Engn, Tucson, AZ 85721 USA
[2] Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA
关键词
PARITY-CHECK CODES; POLAR CODES; PERFORMANCE; ALGORITHM; CAPACITY; GRAPHS;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we propose a concatenated coding scheme involving an outer Reed-Muller (RM) code and an inner Finite Field low-density parity check (LDPC) code of medium length and high rate. It lowers the error floor of inner Finite Field LDPC code. This concatenation scheme offers flexibility in design and it is easy to implement. In addition, the decoding works in a serial turbo manner and has no harmful trapping sets of size smaller than the minimum distance of the outer code. The simulation results indicate that the proposed serial concatenation can eliminate the dominant trapping sets of the inner Finite Field LDPC code.
引用
收藏
页码:688 / 693
页数:6
相关论文
共 50 条
  • [1] Serial concatenation of LDPC codes and differential modulations
    Franceschini, M
    Ferrari, G
    Raheli, R
    Curtoni, A
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2005, 23 (09) : 1758 - 1768
  • [2] New LDPC Codes based on Serial Concatenation
    Baldi, Marco
    Cancellieri, Giovanni
    Chiaraluce, Franco
    AICT: 2009 FIFTH ADVANCED INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS, 2009, : 310 - 315
  • [3] A method for constructing LDPC codes with low error floor
    Sharon, Eran
    Litsyn, Simon
    2006 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, VOLS 1-6, PROCEEDINGS, 2006, : 2569 - +
  • [4] On the Construction of Low Error Floor LDPC Codes on Rectangular Lattices
    Tao, Xiongfei
    Liu, Pan
    Feng, Zhuoming
    Hu, Zuoqi
    IEEE COMMUNICATIONS LETTERS, 2014, 18 (12) : 2073 - 2076
  • [5] A Survey of Error Floor of LDPC Codes
    He, Yejun
    Yang, Jie
    Song, Jiawei
    2011 6TH INTERNATIONAL ICST CONFERENCE ON COMMUNICATIONS AND NETWORKING IN CHINA (CHINACOM), 2011, : 61 - 64
  • [6] A class of irregular LDPC codes with low error floor and low encoding complexity
    He, Zhiyong
    Fortier, Paul
    Roy, Sebastien
    IEEE COMMUNICATIONS LETTERS, 2006, 10 (05) : 372 - 374
  • [7] Modification on the IPEG algorithm for constructing LDPC codes with low error floor
    Kim, Sung-Ha
    Kim, Joon-Sung
    Kim, Dae-Son
    Song, Hong-Yeop
    2007 IEEE 65TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-6, 2007, : 2215 - 2217
  • [8] Construction of Short-Length LDPC Codes with Low Error Floor
    Zheng, X.
    Lau, F. C. M.
    Tse, C. K.
    He, Y.
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1818 - +
  • [9] Block interleaving algorithm for construction of low error floor LDPC codes
    Zhang, Kaibin
    Yin, Liuguo
    Lu, Jianhua
    Qinghua Daxue Xuebao/Journal of Tsinghua University, 2010, 50 (01): : 153 - 155
  • [10] On the Construction of Regular QC-LDPC Codes With Low Error Floor
    Sariduman, Abdullah
    Pusane, Ali E.
    Taskin, Z. Caner
    IEEE COMMUNICATIONS LETTERS, 2020, 24 (01) : 25 - 28