Serial Concatenation of Reed Muller and LDPC Codes with Low Error Floor

被引：0

作者：

Xiao, Xin ^{[1
]}

Nasseri, Mona ^{[2
]}

Vasic, Bane ^{[1
]}

Lin, Shu ^{[2
]}

机构：

[1] Univ Arizona, Dept Elect & Comp Engn, Tucson, AZ 85721 USA

[2] Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA

来源：

2017 55TH ANNUAL ALLERTON CONFERENCE ON COMMUNICATION, CONTROL, AND COMPUTING (ALLERTON) | 2017年

关键词：

PARITY-CHECK CODES; POLAR CODES; PERFORMANCE; ALGORITHM; CAPACITY; GRAPHS;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we propose a concatenated coding scheme involving an outer Reed-Muller (RM) code and an inner Finite Field low-density parity check (LDPC) code of medium length and high rate. It lowers the error floor of inner Finite Field LDPC code. This concatenation scheme offers flexibility in design and it is easy to implement. In addition, the decoding works in a serial turbo manner and has no harmful trapping sets of size smaller than the minimum distance of the outer code. The simulation results indicate that the proposed serial concatenation can eliminate the dominant trapping sets of the inner Finite Field LDPC code.

引用

页码：688 / 693

页数：6

共 50 条

[41] An Upper Bounding Technique on the Error Floor Performance of LDPC Codes
Kumar, Santhosh
Motwani, Ravi H.
GLOBECOM 2017 - 2017 IEEE GLOBAL COMMUNICATIONS CONFERENCE, 2017,
[42] ERROR FLOOR COMPENSATION FOR LDPC CODES USING CONCATENATED SCHEMES
Spourlis, G.
Tsatsaragkos, I.
Kanistras, N.
Paliouras, V.
2012 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2012, : 155 - 160
[43] Lowering the Error Floor of ADMM Penalized Decoder for LDPC Codes
Xiaopeng Jiao
Jianjun Mu
中国通信, 2016, 13 (08) : 127 - 135
[44] Design of an LDPC code with low error floor
Lee, SH
Kim, KS
Kwon, JK
Kim, YH
Ahn, JY
2005 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY (ISIT), VOLS 1 AND 2, 2005, : 990 - 994
[45] On the concatenation of turbo codes and Reed-Solomon codes
Zhou, GC
Lin, TS
Wang, WZ
Lindsey, WC
Lai, D
Chen, E
Santoru, J
2003 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-5: NEW FRONTIERS IN TELECOMMUNICATIONS, 2003, : 2134 - 2138
[46] An LDPC-RS Concatenation and Decoding Scheme to Lower the Error Floor for FTN Signaling
Shi, Honghao
Luo, Zhiyong
Li, Congduan
ELECTRONICS, 2024, 13 (08)
[47] Reed-Muller codes for error detection: The good, the bad, and the ugly
Klove, T
IEEE TRANSACTIONS ON INFORMATION THEORY, 1996, 42 (05) : 1615 - 1622
[48] Construction of Irregular Protograph-Based QC-LDPC Codes With Low Error Floor
Karimi, Bashirreza
Banihashemi, Amir H.
IEEE TRANSACTIONS ON COMMUNICATIONS, 2021, 69 (01) : 3 - 18
[49] Structured LDPC codes for high-density recording: Large girth and low error floor
Lu, J
Moura, JMF
IEEE TRANSACTIONS ON MAGNETICS, 2006, 42 (02) : 208 - 213
[50] Linearly-Encodable Rate-Compatible Punctured LDPC Codes with Low Error Floor
He, Zhiyong
Guan, Yong Liang
Chui, Chee Cheon
Bay, Lay Khim
Roy, Sebastien
Han, Guojun
2013 9TH INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATIONS AND SIGNAL PROCESSING (ICICS), 2013,

← 1 2 3 4 5 →