Serial Concatenation of Reed Muller and LDPC Codes with Low Error Floor

被引：0

作者：

Xiao, Xin ^{[1
]}

Nasseri, Mona ^{[2
]}

Vasic, Bane ^{[1
]}

Lin, Shu ^{[2
]}

机构：

[1] Univ Arizona, Dept Elect & Comp Engn, Tucson, AZ 85721 USA

[2] Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA

来源：

2017 55TH ANNUAL ALLERTON CONFERENCE ON COMMUNICATION, CONTROL, AND COMPUTING (ALLERTON) | 2017年

关键词：

PARITY-CHECK CODES; POLAR CODES; PERFORMANCE; ALGORITHM; CAPACITY; GRAPHS;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we propose a concatenated coding scheme involving an outer Reed-Muller (RM) code and an inner Finite Field low-density parity check (LDPC) code of medium length and high rate. It lowers the error floor of inner Finite Field LDPC code. This concatenation scheme offers flexibility in design and it is easy to implement. In addition, the decoding works in a serial turbo manner and has no harmful trapping sets of size smaller than the minimum distance of the outer code. The simulation results indicate that the proposed serial concatenation can eliminate the dominant trapping sets of the inner Finite Field LDPC code.

引用

页码：688 / 693

页数：6

共 50 条

[11] Irregular LDPC codes as concatenation of regular LDPC codes
Fossorier, M
Miladinovic, N
IEEE COMMUNICATIONS LETTERS, 2005, 9 (07) : 628 - 630
[12] On unequal error protection Reed-Muller codes
Rhee, D
2000 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, PROCEEDINGS, 2000, : 7 - 7
[13] Generalized LDPC codes and turbo-product codes with reed-muller component codes
Djordjevic, Ivan B.
TELSIKS 2007: 8TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS IN MODERN SATELLITE, CABLE AND BROADCASTING SERVICES, VOLS 1 AND 2, 2007, : 127 - 134
[14] Constructing Short-Length Irregular LDPC Codes with Low Error Floor
Zheng, Xia
Lau, Francis C. M.
Tse, Chi K.
IEEE TRANSACTIONS ON COMMUNICATIONS, 2010, 58 (10) : 2823 - 2834
[15] Structured LDPC codes with low error floor based on PEG Tanner graphs
Lin, Yi-Kai
Chen, Chih-Lung
Liao, Yen-Chin
Chang, Hsie-Chia
PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 1846 - 1849
[16] A PEG Construction of Finite-Length LDPC Codes with Low Error Floor
Khazraie, Sina
Asvadi, Reza
Banihashemi, Amir H.
IEEE COMMUNICATIONS LETTERS, 2012, 16 (08) : 1288 - 1291
[17] New PEG Algorithm with Low Error Floor for Construction of Irregular LDPC Codes
Shi, Feijin
Han, Shuangshuang
2015 IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATIONS (ICCC), 2015, : 290 - 294
[18] Quantized Min-Sum Decoders with Low Error Floor for LDPC Codes
Zhang, Xiaojie
Siegel, Paul H.
2012 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY PROCEEDINGS (ISIT), 2012,
[19] Quantized Iterative Message Passing Decoders with Low Error Floor for LDPC Codes
Zhang, Xiaojie
Siegel, Paul H.
IEEE TRANSACTIONS ON COMMUNICATIONS, 2014, 62 (01) : 1 - 14
[20] Design of variable-rate irregular LDPC codes with low error floor
Dinoi, L
Sottile, F
Benedetto, S
ICC 2005: IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-5, 2005, : 647 - 651

← 1 2 3 4 5 →