A 210-GHz Amplifier in 40-nm Digital CMOS Technology

被引：32

作者：

Ko, Chun-Lin ^{[1
,2
,3
]}

Li, Chun-Hsing ^{[1
,2
]}

Kuo, Chien-Nan ^{[1
,2
]}

Kuo, Ming-Ching ^{[4
]}

Chang, Da-Chiang ^{[3
]}

机构：

[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan

[2] Natl Chiao Tung Univ, Inst Elect, Hsinchu 300, Taiwan

[3] Natl Chip Implementat Ctr CIC, Natl Appl Res Labs, Hsinchu 300, Taiwan

[4] Ind Technol Res Inst, Informat & Commun Res Lab ICL, Hsinchu 310, Taiwan

来源：

IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES | 2013年 / 61卷 / 06期

关键词：

Amplifier; maximum gain; shunt stub matching; transmission line; ALGORITHMIC DESIGN; POWER-AMPLIFIER; GHZ; CIRCUITS;

D O I：

10.1109/TMTT.2013.2260767

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a 210-GHz amplifier design in 40-nm digital bulk CMOS technology. The theoretical maximum voltage gain that an amplifier can achieve and the loss of a matching network are derived for the optimization of a few hundred gigahertz amplifiers. Accordingly, the bias and size of transistors, circuit topology, and inter-stage coupling method can be determined methodically to maximize the amplifier gain. The measured results show that the amplifier exhibits a peak power gain of 10.5 dB at 213.5 GHz and an estimated 3-dB bandwidth of 13 GHz. The power consumption is only 42.3 mW under a 0.8-V supply. To the best of the authors' knowledge, this work demonstrates the CMOS amplifier with highest operation frequency reported thus far.

引用

页码：2438 / 2446

页数：9

共 50 条

[31] A 5.9 GHz RFDAC-based Outphasing Power Amplifier in 40-nm CMOS with 49.2% Efficiency and 22.2 dBm Power
Hu, Zhebin
de Vreede, Leo C. N.
Alavi, Morteza S.
Calvillo-Cortes, David A.
Staszewski, Robert Bogdan
He, Songbai
2016 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2016, : 206 - 209
[32] 185-220 GHz wideband amplifier in 40 nm CMOS
Liu, Yibo
Mao, Luhong
Chi, Baoyong
ELECTRONICS LETTERS, 2018, 54 (13) : 802 - +
[33] A 120 GHz Hybrid Low Noise Amplifier in 40 nm CMOS
Cho, Dong Ouk
Yoo, In Cheol
Kang, Dong-Woo
Koo, Bon Tae
Byeon, Chul Woo
IEEE ACCESS, 2024, 12 : 168010 - 168017
[34] A Two-Stage X-Band 20.7-dBm Power Amplifier in 40-nm CMOS Technology
Li, Zhichao
Yang, Shiheng
Lee, Samuel B. S.
Yeo, Kiat Seng
ELECTRONICS, 2020, 9 (12) : 1 - 14
[35] A 40-50 GHz Power Amplifier With Flat Gain Response in 90 nm CMOS Technology
Zhu, Fang
Hong, Wei
Chen, Ji-Xin
2014 IEEE INTERNATIONAL WIRELESS SYMPOSIUM (IWS), 2014,
[36] A fast lock-in all-digital phase-locked loop in 40-nm CMOS technology
Chung, Ching-Che
Lo, Chi-Kuang
IEICE ELECTRONICS EXPRESS, 2016, 13 (17):
[37] A 132-170 GHz high-gain driving amplifier utilizing asymmetric broadside coupled line in 40-nm CMOS
Wan, Jiapeng
Shen, Yizhu
Ding, Yifan
Hu, Sanming
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2024, 187
[38] A 40-nm CMOS Mixer with 36-GHz IF Bandwidth and 60-148 GHz RF Passband
Wu, Yi-Ching
Hwang, Yuh-Jing
Chiong, Chau-Ching
Lu, Bo-Ze
Wang, Huei
PROCEEDINGS OF THE 2019 IEEE ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), 2019, : 57 - 59
[39] A 6 to 18 GHz flat high gain power amplifier using mismatch-consistent MCR technique in 40-nm CMOS
Wang, Hang
Li, Zhenrong
Duan, Shize
Wu, Yanhui
Dong, Dawei
MICROELECTRONICS JOURNAL, 2024, 143
[40] A 60 GHz power amplifier in 90nm CMOS technology
Heydari, Babak
Bohsali, Mounir
Adabi, Ehsan
Niknejad, Ali M.
PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 769 - 772

← 1 2 3 4 5 →