A 210-GHz Amplifier in 40-nm Digital CMOS Technology

被引：32

作者：

Ko, Chun-Lin ^{[1
,2
,3
]}

Li, Chun-Hsing ^{[1
,2
]}

Kuo, Chien-Nan ^{[1
,2
]}

Kuo, Ming-Ching ^{[4
]}

Chang, Da-Chiang ^{[3
]}

机构：

[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan

[2] Natl Chiao Tung Univ, Inst Elect, Hsinchu 300, Taiwan

[3] Natl Chip Implementat Ctr CIC, Natl Appl Res Labs, Hsinchu 300, Taiwan

[4] Ind Technol Res Inst, Informat & Commun Res Lab ICL, Hsinchu 310, Taiwan

来源：

IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES | 2013年 / 61卷 / 06期

关键词：

Amplifier; maximum gain; shunt stub matching; transmission line; ALGORITHMIC DESIGN; POWER-AMPLIFIER; GHZ; CIRCUITS;

D O I：

10.1109/TMTT.2013.2260767

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a 210-GHz amplifier design in 40-nm digital bulk CMOS technology. The theoretical maximum voltage gain that an amplifier can achieve and the loss of a matching network are derived for the optimization of a few hundred gigahertz amplifiers. Accordingly, the bias and size of transistors, circuit topology, and inter-stage coupling method can be determined methodically to maximize the amplifier gain. The measured results show that the amplifier exhibits a peak power gain of 10.5 dB at 213.5 GHz and an estimated 3-dB bandwidth of 13 GHz. The power consumption is only 42.3 mW under a 0.8-V supply. To the best of the authors' knowledge, this work demonstrates the CMOS amplifier with highest operation frequency reported thus far.

引用

页码：2438 / 2446

页数：9

共 50 条

[21] A Low Phase Noise 210-GHz Triple-Push Ring Oscillator in 90-nm CMOS
Hsieh, Cuei-Ling Sunny
Liu, Jenny Yi-Chun
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2018, 66 (04) : 1983 - 1997
[22] A 56-Gb/s PAM4 Variable Gain Amplifier in 40-nm CMOS Technology
Li, Zhenghao
Tang, Minzhe
Guo, Yuhao
Huang, Qiwei
Pan, Quan
2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2019,
[23] A 3.5-9.5 GHz Compact Digital Power Amplifier with 39.3% Peak PAE in 40nm CMOS Technology
Qian, Huizhen Jenny
Liang, Jian Orion
Luo, Xun
2015 IEEE International Wireless Symposium (IWS 2015), 2015,
[24] A 94 GHz 10.8 mW Low-Noise Amplifier With Inductive Gain Boosting in 40 nm Digital CMOS Technology
Yeh, Po-Chen
Kuo, Chien-Nan
PROCEEDINGS OF THE 2019 IEEE ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), 2019, : 1357 - 1359
[25] An Analysis of Current-mode Drivers in 40-nm CMOS Technology
Lim, Bona
Jo, Hanhee
Han, Jaeduk
2023 20TH INTERNATIONAL SOC DESIGN CONFERENCE, ISOCC, 2023, : 355 - 356
[26] A Compact 53-62 GHz Phase Shifter With Series Peaking Technique in 40-nm CMOS Technology
Huang, Shangyao
Wang, Yanjie
Feng, Guangyin
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (10) : 4407 - 4411
[27] Pole-Controlled Wideband 120 GHz CMOS Power Amplifier for Wireless Chip-to-Chip Communication in 40-nm CMOS Process
Son, Hyuk Su
Jang, Tae Hwan
Kim, Seung Hun
Jung, Kyung Pil
Kim, Joon Hyung
Park, Chul Soon
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (08) : 1351 - 1355
[28] Miniature Fully-Integrated 2.5 and 3.5 GHz LDMOS Power Amplifiers in 40-nm CMOS Technology
Wu, Ming-Hang
Chang, Tien-Tzu
Cheng, Jen-Hao
Huang, Tian-Wei
Tsai, Jeng-Han
2016 11TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2016, : 401 - 404
[29] A 210-GHz SiGe Balanced Amplifier for Ultrawideband and Low-Voltage Applications
Testa, Paolo Valerio
Carta, Corrado
Klein, Bernhard
Hahnel, Ronny
Plettemeier, Dirk
Ellinger, Frank
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2017, 27 (03) : 287 - 289
[30] 235-GHz Amplifier-Frequency-Multiplier Chain with Optimal Harmonic Impedance Matching Network in 40-nm CMOS
Lin, Chih-Hsueh
Lin, Chun-Sheng
Li, Chun-Hsing
2024 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM, IMS 2024, 2024, : 219 - 222

← 1 2 3 4 5 →