Analysis of USJ formation with combined RTA/laser annealing conditions for 28 nm high-k/metal gate CMOS technology using advanced TCAD for process and device simulation

被引：2
|
作者：
Bazizi, E. M. [1 ]
Zaka, A. [1 ]
Benistant, F. [2 ]
机构：
[1] GLOBALFOUNDRIES, Wilschdorfer Landstr 101, D-01109 Dresden, Germany
[2] GLOBALFOUNDRIES, Singapore 738406, Singapore
来源：
SOLID-STATE ELECTRONICS | 2013年 / 83卷
关键词：
28 nm HKMG; Spike; Laser; Implantation; Activation; Simulation; DEFECT EVOLUTION; DIFFUSION; PERFORMANCE; BORON;
D O I：
10.1016/j.sse.2013.01.023
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
TCAD process and device simulations are used to gain physical understanding for the integration of laser-annealed junctions into a 28 nm high-k/metal gate first process flow. Spike-RTA (Rapid Thermal Annealing) scaling used for transient enhanced diffusion (TED) suppression and shallow extension formation is investigated. In order to overcome the performance loss due to a reduced RTA, laser anneal (Isa) is introduced after Spike-RTA to form highly activated and ultra shallow junctions (USJs). In this work, the impact of different annealing conditions on the performance of NMOS and PMOS devices is investigated in terms of V-th and I-on/I-off, considering lateral dopant diffusion and activation. (c) 2013 Elsevier Ltd. All rights reserved.
引用
收藏
页码：61 / 65
页数：5
相关论文
共 27 条
  • [21] High Performance DDR Architecture in Intel® Core™ processors using 32nm CMOS High-K Metal-Gate Process
    Mosalikanti, Praveen
    Mozak, Chris
    Kurd, Nasser
    2011 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2011, : 154 - 157
  • [22] Comprehensive Device and Product Level Reliability Studies on Advanced CMOS Technologies Featuring 7nm High-k Metal Gate FinFET Transistors
    Huang, D. S.
    Lee, J. H.
    Tsai, Y. S.
    Wang, Y. F.
    Huang, Y. S.
    Lin, C. K.
    Lu, Ryan
    He, Jun
    2018 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2018,
  • [23] Ultralow-thermal-budget CMOS process using flash-lamp annealing for 45 nm metal/high-k FETs
    Ootsuka, Fumido
    Katakami, Akira
    Shirai, Kiyoshi
    Watanabe, Toshinari
    Nakata, Hiroyuki
    KitaJima, Masami
    Aoyama, Takayuki
    Eimori, Takahisa
    Nara, Yasuo
    Ohji, Yuzuru
    Tanjyo, Masayasu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (04) : 1042 - 1049
  • [24] Investigation of low-frequency noise of 28-nm technology process of high-k/metal gate p-MOSFETs with fluorine incorporation
    Kao, Tsung-Hsien
    Chang, Shoou-Jinn
    Fang, Yean-Kuen
    Huang, Po-Chin
    Wang, Bo-Chin
    Wu, Chung-Yi
    Wu, San-Lein
    SOLID-STATE ELECTRONICS, 2016, 115 : 7 - 11
  • [25] Modelling and characterisation of flat-band roll-off behaviours in LaOx capped high-K/metal-gate NMOSFET with 28 nm CMOS technology
    Hung, Wen-Han
    Juang, Feng-Renn
    Fang, Yean-Kuen
    Cheng, Tzyy-Ming
    INTERNATIONAL JOURNAL OF NANOTECHNOLOGY, 2014, 11 (12) : 1039 - 1046
  • [26] Design of down conversion ring mixer using 45 nm Metal gate High-K Strained-Si CMOS Technology for RF applications
    Chaturvedi, Abhay
    MATERIALS TODAY-PROCEEDINGS, 2021, 37 : 835 - 839
  • [27] A highly symmetrical 10 transistor 2-read/write dual-port static random access memory bitcell design in 28 nm high-k/metal-gate planar bulk CMOS technology
    Ishii, Yuichiro
    Tanaka, Miki
    Yabuuchi, Makoto
    Sawada, Yohei
    Tanaka, Shinji
    Nii, Koji
    Lu, Tien Yu
    Huang, Chun Hsien
    Chen, Shou Sian
    Kuo, Yu Tse
    Lung, Ching Cheng
    Cheng, Osbert
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2018, 57 (04)
123