Analysis of USJ formation with combined RTA/laser annealing conditions for 28 nm high-k/metal gate CMOS technology using advanced TCAD for process and device simulation

被引：2
|
作者：
Bazizi, E. M. [1 ]
Zaka, A. [1 ]
Benistant, F. [2 ]
机构：
[1] GLOBALFOUNDRIES, Wilschdorfer Landstr 101, D-01109 Dresden, Germany
[2] GLOBALFOUNDRIES, Singapore 738406, Singapore
来源：
SOLID-STATE ELECTRONICS | 2013年 / 83卷
关键词：
28 nm HKMG; Spike; Laser; Implantation; Activation; Simulation; DEFECT EVOLUTION; DIFFUSION; PERFORMANCE; BORON;
D O I：
10.1016/j.sse.2013.01.023
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
TCAD process and device simulations are used to gain physical understanding for the integration of laser-annealed junctions into a 28 nm high-k/metal gate first process flow. Spike-RTA (Rapid Thermal Annealing) scaling used for transient enhanced diffusion (TED) suppression and shallow extension formation is investigated. In order to overcome the performance loss due to a reduced RTA, laser anneal (Isa) is introduced after Spike-RTA to form highly activated and ultra shallow junctions (USJs). In this work, the impact of different annealing conditions on the performance of NMOS and PMOS devices is investigated in terms of V-th and I-on/I-off, considering lateral dopant diffusion and activation. (c) 2013 Elsevier Ltd. All rights reserved.
引用
收藏
页码：61 / 65
页数：5
相关论文
共 27 条
  • [1] RF Power Potential of High-k Metal Gate 28 nm CMOS Technology
    Ouhachi, R.
    Pottrain, A.
    Ducatteau, D.
    Okada, E.
    Gaquiere, C.
    Gloria, D.
    2013 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), VOLS 1-2, 2013, : 181 - 184
  • [2] Large signal microwave performances of high-k metal gate 28 nm CMOS technology
    Ouhachi, R.
    Pottrain, A.
    Ducatteau, D.
    Okada, E.
    Gloria, D.
    Gaquiere, C.
    ELECTRONICS LETTERS, 2012, 48 (25) : 1627 - 1629
  • [3] Improving ESD Robustness of pMOS Device With Embedded SCR in 28-nm High-k/Metal Gate CMOS Process
    Lin, Chun-Yu
    Chang, Pin-Hsin
    Chang, Rong-Kun
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (04) : 1349 - 1352
  • [4] Process development of high-k metal gate aluminum CMP at 28 nm technology node
    Hsien, Y. H.
    Hsu, H. K.
    Tsai, T. C.
    Lin, Welch
    Huang, R. P.
    Chen, C. H.
    Yang, C. L.
    Wu, J. Y.
    MICROELECTRONIC ENGINEERING, 2012, 92 : 19 - 23
  • [5] Optimized Ultra-Low Thermal Budget Process Flow for Advanced High-K/Metal Gate First CMOS Using Laser-Annealing Technology
    Ortolland, C.
    Ragnarsson, L. -A.
    Favia, P.
    Richard, O.
    Kerner, C.
    Chiarella, T.
    Rosseel, E.
    Okuno, Y.
    Akheyar, A.
    Tseng, J.
    Everaert, J. -L.
    Schram, T.
    Kubicek, S.
    Aoulaiche, M.
    Cho, M. J.
    Absil, P. P.
    Biesemans, S.
    Hoffmann, T.
    2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2009, : 38 - 39
  • [6] Cost-Effective 28-nm LSTP CMOS using Gate-First Metal Gate/High-k Technology
    Tomimatsu, T.
    Goto, Y.
    Kato, H.
    Amma, M.
    Igarashi, M.
    Kusakabe, Y.
    Takeuchi, M.
    Ohbayashi, S.
    Sakashita, S.
    Kawahara, T.
    Mizutani, M.
    Inoue, M.
    Sawada, M.
    Kawasaki, Y.
    Yamanari, S.
    Miyagawa, Y.
    Takeshima, Y.
    Yamamoto, Y.
    Endo, S.
    Hayashi, T.
    Nishida, Y.
    Horita, K.
    Yamashita, T.
    Oda, H.
    Tsukamoto, K.
    Inoue, Y.
    Fujimoto, H.
    Sato, Y.
    Yamashita, K.
    Mitsuhashi, R.
    Matsuyama, S.
    Moriyama, Y.
    Nakanishi, K.
    Noda, T.
    Sahara, Y.
    Koike, N.
    Hirase, J.
    Yamada, T.
    Ogawa, H.
    Ogura, M.
    2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2009, : 36 - +
  • [7] Extraction of Drain Current Thermal Noise in a 28 nm High-k/Metal Gate RF CMOS Technology
    Zhang, Huaiyuan
    Niu, Guofu
    Liang, Qingqing
    Imura, Kimihiko
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (06) : 2393 - 2399
  • [8] High-K Metal Gate Contact RRAM (CRRAM) in Pure 28nm CMOS Logic Process
    Shen, Wen Chao
    Mei, Chin Yu
    Chih, Y. -D.
    Sheu, Shyh-Shyuan
    Tsai, Ming-Jinn
    King, Ya-Chin
    Lin, Chrong Jung
    2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2012,
  • [9] 28nm Metal-gate High-K CMOS SoC Technology for High-Performance Mobile Applications
    Yang, S. H.
    Sheu, J. Y.
    Ieong, M. K.
    Chiang, M. H.
    Yamamoto, T.
    Liaw, J. J.
    Chang, S. S.
    Lin, Y. M.
    Hsu, T. L.
    Hwang, J. R.
    Ting, J. K.
    Wu, C. H.
    Ting, K. C.
    Yang, F. C.
    Liu, C. M.
    Wu, I. L.
    Chen, Y. M.
    Chent, S. J.
    Chen, K. S.
    Cheng, J. Y.
    Tsai, M. H.
    Chang, W.
    Chen, R.
    Chen, C. C.
    Lee, T. L.
    Lin, C. K.
    Yang, S. C.
    Sheu, Y. M.
    Tzeng, J. T.
    Lu, L. C.
    Jang, S. M.
    Diaz, C. H.
    Mii, Y. J.
    2011 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2011,
  • [10] Intrinsic Dielectric Stack Reliability of a High Performance Bulk Planar 20nm Replacement Gate High-K Metal Gate Technology and Comparison to 28nm Gate First High-K Metal Gate Process
    McMahon, W.
    Tian, C.
    Uppal, S.
    Kothari, H.
    Jin, M.
    LaRosa, G.
    Nigam, T.
    Kerber, A.
    Linder, B. P.
    Cartier, E.
    Lai, W. L.
    Liu, Y.
    Ramachandran, R.
    Kwon, U.
    Parameshwaran, B.
    Krishnan, S.
    Narayanan, V.
    2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
123