Study of latch-up immunization in bulk CMOS integrated circuits exposed to transient ionizing radiation

被引：10

作者：

Li RuiBin ^{[1
]}

Chen Wei ^{[1
]}

Lin DongSheng ^{[1
]}

Yang ShanChao ^{[1
]}

Bai XiaoYan ^{[1
]}

Wang GuiZhen ^{[1
]}

Liu Yan ^{[1
]}

Qi Chao ^{[1
]}

Ma Qiang ^{[1
]}

机构：

[1] NW Inst Nucl Technol, Xian 710024, Peoples R China

来源：

SCIENCE CHINA-TECHNOLOGICAL SCIENCES | 2012年 / 55卷 / 11期

关键词：

transient radiation; latch up; dose rate; bulk CMOS device; DEVICES; PREVENTION;

D O I：

10.1007/s11431-012-4895-5

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

This paper presents experimental results of transient gamma irradiation effects on two kinds of circuits. One is a two-stage circuit consisting of a bipolar power device L7805CV and a bulk complementary metal-oxide-semiconductor (CMOS) device IDT6116, the other is a two-stage circuit consisting of a bipolar power device L7805CV and the equivalent circuit of the parasitic P-N-P-N structure in bulk CMOS devices. The results show that the L7805CV's output interruption after transient irradiation can prevent latch-up from occurring on the second stage circuit. The demanded minimum interruption duration to avoid latch-up varies with dose rate, and this is confirmed by the experimental results.

引用

页码：3242 / 3247

页数：6

共 50 条

[1] Study of latch-up immunization in bulk CMOS integrated circuits exposed to transient ionizing radiation
RuiBin Li
Wei Chen
DongSheng Lin
ShanChao Yang
XiaoYan Bai
GuiZhen Wang
Yan Liu
Chao Qi
Qiang Ma
Science China Technological Sciences, 2012, 55 : 3242 - 3247
[2] Study of latch-up immunization in bulk CMOS integrated circuits exposed to transient ionizing radiation
LI RuiBin
Science China(Technological Sciences), 2012, (11) : 3242 - 3247
[3] Study of latch-up immunization in bulk CMOS integrated circuits exposed to transient ionizing radiation
LI RuiBin CHEN WeiLIN DongShengYANG ShanChaoBAI XiaoYanWANG GuiZhenLIU YanQI Chao MA Qiang Northwest Institute of Nuclear TechnologyXian China
Science China(Technological Sciences), 2012, 55 (11) : 3242 - 3247
[4] TRANSIENT CHARACTERISTICS OF LATCH-UP IN BULK CMOS
AOKI, T
KASAI, R
HORIGUCHI, S
ELECTRONICS LETTERS, 1983, 19 (19) : 758 - 759
[5] LATCH-UP IN CMOS INTEGRATED-CIRCUITS
GREGORY, BL
SHAFER, BD
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1973, NS20 (06) : 293 - 299
[6] LATCH-UP ELIMINATION IN BULK CMOS LSI CIRCUITS
SCHROEDER, JE
OCHOA, A
DRESSENDORFER, PV
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1980, 27 (06) : 1735 - 1738
[7] A study of CMOS device latch-up model with transient radiation
Jeong, Sang-Hun
Lee, Nam-Ho
Lee, Min-Su
Cho, Seong-Ik
Transactions of the Korean Institute of Electrical Engineers, 2012, 61 (03): : 422 - 426
[8] LATCH-UP CONTROL IN CMOS INTEGRATED-CIRCUITS
OCHOA, A
DAWES, W
ESTREICH, D
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1979, 26 (06) : 5065 - 5068
[9] Latch-Up Prevention With Autodetector Circuit to Stop Latch-Up Occurrence in CMOS-Integrated Circuits
Jiang, Zi-Hong
Ker, Ming-Dou
IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2022, 64 (06) : 1785 - 1792
[10] LATCH-UP IN CMOS CIRCUITS - A REVIEW
SANGIORGI, E
FIEGNA, C
MENOZZI, R
SELMI, L
RICCO, B
EUROPEAN TRANSACTIONS ON TELECOMMUNICATIONS, 1990, 1 (03): : 337 - 349

← 1 2 3 4 5 →