共 50 条
- [31] Three-phase dual-rail pre-charge logic CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2006, PROCEEDINGS, 2006, 4249 : 232 - 241
- [32] Optical implementations of threshold decomposition and morphological operations with dual-rail processing PHOTONIC DEVICES AND ALGORITHMS FOR COMPUTING VI, 2004, 5556 : 170 - 179
- [34] On testing of Josephson logic circuits consisting of RSFQ dual-rail gates SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 222 - 227
- [35] Frequent value cache for low-power asynchronous dual-rail bus INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2003, 2799 : 520 - 529
- [36] Improved Asynchronous-Logic Dual-Rail Sense Amplifier-Based Pass Transistor Logic with High Speed and Low Power Operation 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1936 - 1939
- [37] Formal evaluation of the robustness of dual-rail logic against DPA attacks INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2006, 4148 : 634 - 644
- [38] Side-Channel-Attack Resistant Dual-Rail Asynchronous-Logic AES Accelerator Based on Standard Library Cells PROCEEDINGS OF THE 2019 ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM (ASIANHOST), 2019,