Literal Decomposition for LUT-Oriented Asynchronous Dual-Rail Logic Synthesis

被引:1
|
作者
Lemberski, Igor [1 ]
机构
[1] Balt Int Acad, Dept Informat Technol, LV-1019 Riga, Latvia
关键词
Asynchronous logic; dual-rail function; decomposition; look-up-table;
D O I
10.1142/S0218126615501108
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In the case of the reconfigurable module, the popular logic function implementation is based on the look-up-table (LUT) structure. Once a Boolean network of single-rail n-variable node functions is transformed into a dual-rail one, each variable is represented as two literals: x and its inversion x' and implemented using two separate signals. As a result, (2n + 1)-input LUTs are required for mapping node functions. To reduce the capacity of required LUTs, the literal decomposition method is proposed. It is applied to implement a dual-rail node function using k-input LUTs, n < k < (2n + 1). The literal decomposition over the chosen variable is based on creating two clusters where one of the clusters contains minterms with the literal x of the chosen variable, the other one contains minterms with the literal x'. Functions created based on each cluster minterms depend on less literals number than the original one. The procedure is repeated until the required number of literals is reached. The literal decomposition is used as a post processing of the conventional decomposition procedure. Depending on the logic architecture, different implementations are considered and discussed. The implementation complexity (in terms of LUTs number) for different values n, k is given.
引用
收藏
页数:11
相关论文
共 50 条
  • [31] Three-phase dual-rail pre-charge logic
    Bucci, Marco
    Giancane, Luca
    Luzzi, Raimondo
    Trifiletti, Alessandro
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2006, PROCEEDINGS, 2006, 4249 : 232 - 241
  • [32] Optical implementations of threshold decomposition and morphological operations with dual-rail processing
    Buczynski, R
    Szoplik, T
    Thienpont, H
    PHOTONIC DEVICES AND ALGORITHMS FOR COMPUTING VI, 2004, 5556 : 170 - 179
  • [33] Performance analysis of pseudo 4-phase dual-rail asynchronous protocol
    Santhi, M.
    Sarangan, Siddharth
    Murali, K.
    Lakshminarayanan, G.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2012, 99 (08) : 1101 - 1113
  • [34] On testing of Josephson logic circuits consisting of RSFQ dual-rail gates
    Yamada, T
    Hanashima, T
    Suemori, Y
    Maezawa, M
    SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 222 - 227
  • [35] Frequent value cache for low-power asynchronous dual-rail bus
    Choi, BS
    Lee, DI
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2003, 2799 : 520 - 529
  • [36] Improved Asynchronous-Logic Dual-Rail Sense Amplifier-Based Pass Transistor Logic with High Speed and Low Power Operation
    Ho, Weng-Geng
    Chong, Kwen-Siong
    Gwee, Bah-Hwee
    Chang, Joseph S.
    Sun, Yin
    Chang, Kok-Leong
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1936 - 1939
  • [37] Formal evaluation of the robustness of dual-rail logic against DPA attacks
    Razafindraibe, Alin
    Robert, Michel
    Maurine, Philippe
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2006, 4148 : 634 - 644
  • [38] Side-Channel-Attack Resistant Dual-Rail Asynchronous-Logic AES Accelerator Based on Standard Library Cells
    Chong, Kwen-Siong
    Shreedhar, Aparna
    Lwin, Ne Kyaw Zwa
    Kyaw, Nay Aung
    Ho, Weng-Geng
    Wang, Chao
    Zhou, Jun
    Gwee, Bah-Hwee
    Chang, Joseph S.
    PROCEEDINGS OF THE 2019 ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM (ASIANHOST), 2019,
  • [39] A dual-rail/single-rail hybrid system using null convention logic circuits
    Yang, Wenzha
    Ma, Yong
    Yan, Jiajie
    Chen, Yang
    Xiao, Shanlin
    Yu, Zhiyi
    MICROELECTRONICS JOURNAL, 2022, 125
  • [40] Intra-Masking Dual-Rail Memory on LUT Implementation for SCA-Resistant AES on FPGA
    Hoang, Anh-Tuan
    Fujino, Takeshi
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2014, 7 (02)