Literal Decomposition for LUT-Oriented Asynchronous Dual-Rail Logic Synthesis

被引:1
|
作者
Lemberski, Igor [1 ]
机构
[1] Balt Int Acad, Dept Informat Technol, LV-1019 Riga, Latvia
关键词
Asynchronous logic; dual-rail function; decomposition; look-up-table;
D O I
10.1142/S0218126615501108
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In the case of the reconfigurable module, the popular logic function implementation is based on the look-up-table (LUT) structure. Once a Boolean network of single-rail n-variable node functions is transformed into a dual-rail one, each variable is represented as two literals: x and its inversion x' and implemented using two separate signals. As a result, (2n + 1)-input LUTs are required for mapping node functions. To reduce the capacity of required LUTs, the literal decomposition method is proposed. It is applied to implement a dual-rail node function using k-input LUTs, n < k < (2n + 1). The literal decomposition over the chosen variable is based on creating two clusters where one of the clusters contains minterms with the literal x of the chosen variable, the other one contains minterms with the literal x'. Functions created based on each cluster minterms depend on less literals number than the original one. The procedure is repeated until the required number of literals is reached. The literal decomposition is used as a post processing of the conventional decomposition procedure. Depending on the logic architecture, different implementations are considered and discussed. The implementation complexity (in terms of LUTs number) for different values n, k is given.
引用
收藏
页数:11
相关论文
共 50 条
  • [41] Dual-rail random switching logic: A countermeasure to reduce side channel leakage
    Chen, Zhimin
    Zhou, Yujie
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2006, PROCEEDINGS, 2006, 4249 : 242 - 254
  • [42] Comparison of a 17b multiplier in dual-rail domino and in dual-rail D3L (D4L) logic styles
    Rafati, R
    Charaki, AZ
    Chaji, GR
    Fakhraie, SM
    Smith, KC
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, 2002, : 257 - 260
  • [43] Delay Measurement of Dual-Rail Asynchronous Circuits for Small-Delay Defect Detection
    Zhang, Wenpo
    Namba, Kazuteru
    Ito, Hideo
    2013 IEEE INTERNATIONAL CONFERENCE OF IEEE REGION 10 (TENCON), 2013,
  • [44] A Four-Phase Dual-Rail Protocol based Asynchronous Arbiter for Neuromorphic Networks
    Chen, Longlong
    Ying, Zhaozhong
    Luo, Chong
    Zhu, Xiaolei
    2017 NINTH INTERNATIONAL CONFERENCE ON INTELLIGENT HUMAN-MACHINE SYSTEMS AND CYBERNETICS (IHMSC 2017), VOL 2, 2017, : 37 - 40
  • [45] Intra-Masking Dual-Rail Memory on LUT Implementation for Tamper-Resistant AES on FPGA
    Hoang, Anh-Tuan
    Fujino, Takeshi
    FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2012, : 1 - 10
  • [46] Evaluation of dual-rail CMOS logic styles for self-timed circuits
    Sartori, Giovani H.
    Ribas, Renato P.
    Reis, Andre I.
    24TH NORCHIP CONFERENCE, PROCEEDINGS, 2006, : 197 - +
  • [47] RZ/NRZ dual-rail decoding scheme to reduce switching activities in asynchronous circuits
    Lee, WC
    Lee, JH
    Cho, KR
    PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 266 - 269
  • [48] Universal asynchronous RSFQ gate for realization of Boolean functions of dual-rail binary variables
    Dimov, B.
    Khabipov, M.
    Balashov, D.
    Brandt, C. M.
    Ortlepp, Th
    Hagedorn, D.
    Buchholz, F-Im
    Niemeyer, J.
    Uhlmann, F. H.
    7TH EUROPEAN CONFERENCE ON APPLIED SUPERCONDUCTIVITY (EUCAS'05), 2006, 43 : 1183 - 1186
  • [49] An analysis of leakage factors for dual-rail pre-charge logic style
    Suzuki, Daisuke
    Saeki, Minoru
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (01) : 184 - 192
  • [50] Integration of asynchronous and self-checking multiple-valued current-mode circuits based on dual-rail differential logic
    Hanyu, T
    Ike, T
    Kameyama, M
    2000 PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, 2000, : 27 - 33