A 1860kG CMOS gate array with GTL input flip-flop circuits

被引：0

作者：

Tomobe, K ^{[1
]}

Takahashi, T ^{[1
]}

Kawashima, M ^{[1
]}

Sonobe, Y ^{[1
]}

Kiyuna, T ^{[1
]}

Yamamoto, S ^{[1
]}

机构：

[1] HITACHI LTD,DEVICE DEV CTR,TOKYO 198,JAPAN

来源：

关键词：

D O I：

10.1109/CICC.1996.510512

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：61 / 64

页数：4

共 50 条

[1] ALGEBRAIC FUZZY FLIP-FLOP CIRCUITS
OZAWA, K
HIROTA, K
KOCZY, LT
OMORI, K
[J]. FUZZY SETS AND SYSTEMS, 1991, 39 (02) : 215 - 226
[2] METASTABILITY OF CMOS LATCH FLIP-FLOP
KIM, LS
DUTTON, RW
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (04) : 942 - 951
[3] METASTABILITY OF CMOS LATCH FLIP-FLOP
KIM, LS
CLINE, R
DUTTON, R
[J]. PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 781 - 784
[4] OPERATING A LOGIC GATE AS A FLIP-FLOP
WILKE, W
[J]. ELECTRONICS, 1974, 47 (06): : 120 - 121
[5] OPTIMIZATION OF TRANSISTORIZED FLIP-FLOP CIRCUITS
MIKHEYEV, AF
PETRENKO, BI
ANDROSENKO, VY
[J]. IZVESTIYA VYSSHIKH UCHEBNYKH ZAVEDENII RADIOELEKTRONIKA, 1987, 30 (03): : 8 - 12
[6] METASTABLE REGION OF FLIP-FLOP CIRCUITS
LIU, B
GALLAGHER, NC
[J]. PROCEEDINGS OF THE IEEE, 1977, 65 (04) : 581 - 583
[7] COMPLEMENTARY TRANSISTOR FLIP-FLOP CIRCUITS
NICOLET, MA
[J]. IEEE TRANSACTIONS ON CIRCUIT THEORY, 1963, CT10 (04): : 534 - &
[8] RST FLIP-FLOP INPUT EQUATIONS
SURESHCH.
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1970, C 19 (11) : 1118 - +
[9] Parallel Gate Operations Fidelity in a Linear Array of Flip-Flop Qubits
Rei, Davide
Ferraro, Elena
De Michielis, Marco
[J]. ADVANCED QUANTUM TECHNOLOGIES, 2022, 5 (04)
[10] RST FLIP-FLOP INPUT EQUATIONS
GRAHAM, PJ
DISTLER, RJ
[J]. IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1967, EC16 (04): : 443 - +