METASTABILITY OF CMOS LATCH FLIP-FLOP

被引:0
|
作者
KIM, LS
CLINE, R
DUTTON, R
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:781 / 784
页数:4
相关论文
共 50 条
  • [1] METASTABILITY OF CMOS LATCH FLIP-FLOP
    KIM, LS
    DUTTON, RW
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (04) : 942 - 951
  • [2] METASTABILITY OF CMOS LATCH FLIP-FLOP - REPLY
    DUTTON, RW
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (01) : 131 - 132
  • [3] METASTABILITY OF CMOS LATCH/FLIP-FLOP - COMMENT
    ROSENBERGER, FU
    MOLNAR, CE
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (01) : 128 - 130
  • [4] Characterizing metastability and jitter in CMOS latch/flip-flop used as a digital mixer
    Shankar, I
    Morris, SA
    Hutchens, CG
    [J]. 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS, 2002, : 560 - 563
  • [5] CMOS edge-triggered flip-flop using one latch
    Wu, X
    Wei, J
    [J]. ELECTRONICS LETTERS, 1998, 34 (16) : 1581 - 1582
  • [6] Characterization of a flip-flop metastability measurement method
    Cantoni, Antonio
    Walker, Jacqueline
    Tomlin, Toby-Daniel
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (05) : 1032 - 1040
  • [7] Hybrid Latch Flip-Flop with improved power efficiency
    Nedovic, N
    Oklobdzija, VG
    [J]. 13TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2000, : 211 - 215
  • [8] Analysis of Metastability Performance in Digital Circuits on Flip-Flop
    Thakur, Manisha
    Gaur, Puran
    Soni, Braj Bihari
    Yadav, Prashant
    [J]. 2014 INTERNATIONAL CONFERENCE ON COMMUNICATION AND NETWORK TECHNOLOGIES (ICCNT), 2014, : 265 - 269
  • [9] Burst error generator using flip-flop metastability
    Kulkarni, G
    Naware, V
    Govindarajan, M
    [J]. ELECTRONICS LETTERS, 1999, 35 (02) : 108 - 109
  • [10] Metastability of a flip-flop and its utilization for a capacitance measurement
    Kollár, M
    [J]. ACTA PHYSICA SLOVACA, 2005, 55 (02) : 173 - 179