Novel Method for Fabrication of Tri-Gated Poly-Si Nanowire Field-Effect Transistors With Sublithographic Channel Dimensions

被引：5
|
作者：
Lee, Ko-Hui [1 ,2 ]
Lin, Horng-Chih [1 ,2 ,3 ]
Huang, Tiao-Yuan [1 ,2 ]
机构：
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan
[2] Natl Chiao Tung Univ, Inst Elect, Hsinchu 300, Taiwan
[3] Natl Nano Device Labs, Hsinchu 300, Taiwan
来源：
IEEE ELECTRON DEVICE LETTERS | 2013年 / 34卷 / 06期
关键词：
Nanowire; polycrystalline-silicon (poly-Si); self-aligned; short channel; THIN-FILM-TRANSISTOR; DEVICES;
D O I：
10.1109/LED.2013.2256771
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A high-performance short-channel tri-gated polycrystalline-silicon nanowire (NW) field-effect transistor is developed by using simple sidewall spacer and lateral etching techniques without employing costly lithographic tools. Channel length of 120 nm and NW thickness of 25 nm can be easily formed by the self-aligned process. The device exhibits superior electrical characteristics because of the strong gate controllability: a subthreshold swing of 102 mV/dec, drain induced barrier lowing of 74.4 mV/V, and extremely high I-ON/I-OFF ratio of 4.4 x 10(8)(V-d = 1 V) are obtained.
引用
收藏
页码：720 / 722
页数：3
相关论文
共 50 条
  • [1] Tri-gated Poly-Si Nanowire SONOS Devices
    Hsu, Hsing-Hui
    Liu, Ta-Wei
    Lin, Chuan-Ding
    Chia Kuo-Jung
    Huang, Tiao-Yuan
    Lin, Horng-Chih
    PROCEEDINGS OF TECHNICAL PROGRAM: 2009 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS, 2009, : 148 - +
  • [2] Fabrication of tri-gated junctionless poly-Si transistors with I-line based lithography
    Lin, Cheng-I
    Lee, Ko-Hui
    Lin, Horng-Chih
    Huang, Tiao-Yuan
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2014, 53 (04)
  • [3] Fabrication of tri-gated junctionless poly-Si transistors with I-line based lithography
    Department of Electrical Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, 300, Taiwan
    不详
    Jpn. J. Appl. Phys., 4 SPEC. ISSUE
  • [4] Performance Enhancement in Double-Gated Poly-Si Nanowire Transistors With Reduced Nanowire Channel Thickness
    Lin, Horng-Chih
    Chen, Wei-Chen
    Lin, Chuan-Ding
    Huang, Tiao-Yuan
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (06) : 644 - 646
  • [5] Threshold-Voltage Fluctuation of Double-Gated Poly-Si Nanowire Field-Effect Transistor
    Hsu, Hsing-Hui
    Lin, Horng-Chih
    Chan, Leng
    Huang, Tiao-Yuan
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (03) : 243 - 245
  • [6] Fabrication and Characterization of Silicon Nanowire Ultra-thin Channel Poly-Si Junctionless Field Effect Transistors with a Trench Structure
    Lin, Ko-Wei
    Yeh, Mu-Shih
    Wu, Min-Hsin
    Wu, Yung-Chun
    2015 SILICON NANOELECTRONICS WORKSHOP (SNW), 2015,
  • [7] Fabrication of Si1-xGex alloy nanowire field-effect transistors
    Kim, Cheol-Joo
    Yang, Jee-Eun
    Lee, Hyun-Seung
    Jang, Hyun M.
    Jo, Moon-Ho
    Park, Won-Hwa
    Kim, Zee Hwan
    Maeng, Sunglyul
    APPLIED PHYSICS LETTERS, 2007, 91 (03)
  • [8] Positive Bias Temperature Instabilities in Vertical Gate-all-around poly-Si Nanowire Field-effect Transistors
    Yang, Wenjing
    Li, Yuan
    Wang, Bo
    Qian, He
    Chen, Jiezhi
    PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS, TECHNOLOGIES AND APPLICATIONS (ICTA 2018), 2018, : 175 - 176
  • [9] Hybrid Channel Poly-Si Junctionless Field-Effect Transistors with Trench Structure Formed by Dry Etching Process
    Wang, Cheng-Ping
    Jhan, Yi-Ruei
    Su, Jun-Ji
    Wu, Yung-Chun
    2015 SILICON NANOELECTRONICS WORKSHOP (SNW), 2015,
  • [10] CONDUCTANCE IN NANOMETER SCALE POLY-SI WIRE GATE MOS FIELD-EFFECT TRANSISTORS
    TANG, YS
    JIN, G
    WILKINSON, CDW
    SOLID STATE COMMUNICATIONS, 1993, 85 (03) : 189 - 192
12345