Optimized Design of a Scalable FPGA Based Inverter by Implementing an Application-Specific Instruction-Set Processor

被引：0

作者：

Bartsch, Alexander ^{[1
]}

Klitzke, Karsten ^{[1
]}

Senicar, Florian ^{[1
]}

Soter, Stefan ^{[1
]}

机构：

[1] Univ Wuppertal, Inst Elect Machines & Drives, Wuppertal, Germany

来源：

IECON 2014 - 40TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY | 2014年

关键词：

Very High Speed Integrated Circuit Hardware Description Language (VHDL); Field Programmable Gate Array (FPGA); Enhanced Bandwidth Current Controller;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents an improvement of a field programmable gate array (FPGA) based scalable inverter drive to control electrical machines. In order to enhance the average utilization of the resources (logic cells and dedicated hardware) of the FPGA, an application-specific instruction-set processor (ASIP) is designed and implemented on the FPGA. To promote better organization of the source code, it is possible to write instructions in a MATLAB based syntax, which are translated into the instruction set for the ASIP.

引用

页码：1672 / 1678

页数：7

共 50 条

[41] Application-specific instruction set processor implementation of list sphere detector
Antikainen, Juho
Salmela, Perttu
Silven, Olli
Juntti, Markku
Takala, Jarmo
Myllyla, Markus
CONFERENCE RECORD OF THE FORTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1-5, 2007, : 943 - +
[42] BOSON - Application-Specific Instruction Set Processor (ASIP) for Educational Purposes
Mazurek, Przemyslaw
16TH IEEE INTERNATIONAL CONFERENCE ON CONTROL, AUTOMATION, ROBOTICS AND VISION (ICARCV 2020), 2020, : 1323 - 1328
[43] Application specific instruction-set processor template for motion estimation in video applications
Peters, H
Sethuraman, R
Beric, A
Meuwissen, P
Balakrishnan, S
Pinto, CAA
Kruijtzer, W
Ernst, F
Alkadi, G
van Meerbergen, J
de Haan, G
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2005, 15 (04) : 508 - 527
[44] Advantage and possibility of Application-domain Specific Instruction-set Processor (ASIP)
Imai M.
Takeuchi Y.
Sakanushi K.
Ishiura N.
IPSJ Transactions on System LSI Design Methodology, 2010, 3 : 161 - 178
[45] ASiPEC: An Application Specific Instruction-Set Processor for High Performance Entropy Coding
Choi, Seung-Hyun
Park, Neungsoo
Song, Yong Ho
Lee, Seong-Won
UBIQUITOUS COMPUTING APPLICATION AND WIRELESS SENSOR, 2015, 331 : 67 - 75
[46] Custom Instruction Search for Application Specific Instruction-Set Processor using Guided Simulated Annealing
Fathy, Amr
Isshiki, Tsuyoshi
Li, Dongju
Kunieda, Hiroaki
2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2014, : 367 - 370
[47] OpenASIP 2.0: Co-Design Toolset for RISC-V Application-Specific Instruction-Set Processors
Hepola, Kari
Multanen, Joonas
Jaaskelainen, Pekka
2022 IEEE 33RD INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2022, : 161 - 165
[48] Hardware Implementation of A SHA-3 Application-Specific Instruction Set Processor
Elmohr, Mahmoud A.
Saleh, Mostafa A.
Eissa, Ahmed S.
Ahmed, Khaled E.
Farag, Mohammed M.
2016 28TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM 2016), 2016, : 109 - 112
[49] A 1095 pJ/b 219 Mb/s Application-specific Instruction-set Processor for Distributed Massive MIMO in 22FDX
Attari, Mohammad
Sanchez, Jesus Rodriguez
Edfors, Ove
Liu, Liang
2024 50TH IEEE EUROPEAN SOLID-STATE ELECTRONICS RESEARCH CONFERENCE, ESSERC 2024, 2024, : 257 - 260
[50] A scalable application-specific processor synthesis methodology
Sun, F
Ravi, S
Raghunathan, A
Jha, NK
ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 283 - 290

← 1 2 3 4 5 →