Optimized Design of a Scalable FPGA Based Inverter by Implementing an Application-Specific Instruction-Set Processor

被引：0

作者：

Bartsch, Alexander ^{[1
]}

Klitzke, Karsten ^{[1
]}

Senicar, Florian ^{[1
]}

Soter, Stefan ^{[1
]}

机构：

[1] Univ Wuppertal, Inst Elect Machines & Drives, Wuppertal, Germany

来源：

IECON 2014 - 40TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY | 2014年

关键词：

Very High Speed Integrated Circuit Hardware Description Language (VHDL); Field Programmable Gate Array (FPGA); Enhanced Bandwidth Current Controller;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents an improvement of a field programmable gate array (FPGA) based scalable inverter drive to control electrical machines. In order to enhance the average utilization of the resources (logic cells and dedicated hardware) of the FPGA, an application-specific instruction-set processor (ASIP) is designed and implemented on the FPGA. To promote better organization of the source code, it is possible to write instructions in a MATLAB based syntax, which are translated into the instruction set for the ASIP.

引用

页码：1672 / 1678

页数：7

共 50 条

[21] Automatic application-specific instruction-set extensions under microarchitectural constraints
Atasu, K
Pozzi, L
Ienne, P
INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2003, 31 (06) : 411 - 428
[22] Thermal-aware design considerations for application-specific instruction set processor
Lin, Hai
Sun, Guangyu
Fei, Yunsi
Xie, Yuan
Sivasubramaniam, Anand
2008 SYMPOSIUM ON APPLICATION SPECIFIC PROCESSORS, 2008, : 63 - +
[23] Very small FPGA application-specific instruction processor for AES
Good, Tim
Benaissa, Mohammed
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (07) : 1477 - 1486
[24] Automatic application-specific instruction-set extensions under microarchitectural constraints
Atasu, K
Pozzi, L
Ienne, P
40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 256 - 261
[25] Automatic Application-Specific Instruction-Set Extensions Under Microarchitectural Constraints
Kubilay Atasu
Laura Pozzi
Paolo Ienne
International Journal of Parallel Programming, 2003, 31 : 411 - 428
[26] Application-Specific Instruction-Set Processor for Control of Multi-Rail DC-DC Converter Systems
Mooney, James
Mahdi, Abdulhussain E.
Halton, Mark
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (01) : 243 - 254
[27] A Reformulated Systematic Resampling Algorithm for Particle Filters and its Parallel Implementation in an Application-Specific Instruction-set Processor
Gan, Qifeng
Langlois, J. M. Pierre
Savaria, Yvon
2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 1415 - 1418
[28] FPGA wavelet processor design using language for instruction-set Architectures (LISA)
Meyer-Baese, Uwe
Vera, Alonzo
Rao, Suhasini
Lenk, Karl
Pattichis, Marios
INDEPENDENT COMPONENT ANALYSES, WAVELETS, UNSUPERVISED NANO-BIOMIMETIC SENSORS, AND NEURAL NETWORKS V, 2007, 6576
[29] An Application-specific Instruction Set Processor for Power Quality Monitoring
Vaas, Steffen
Reichenbach, Marc
Fey, Dietmar
2016 IEEE 30TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2016, : 181 - 188
[30] Application specific instruction-set processor generation for video processing based on loop optimization
Mbaye, M
Banger, N
Savaria, Y
Pierre, S
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 3515 - 3518

← 1 2 3 4 5 →