Optimized Design of a Scalable FPGA Based Inverter by Implementing an Application-Specific Instruction-Set Processor

被引：0
|
作者：
Bartsch, Alexander [1 ]
Klitzke, Karsten [1 ]
Senicar, Florian [1 ]
Soter, Stefan [1 ]
机构：
[1] Univ Wuppertal, Inst Elect Machines & Drives, Wuppertal, Germany
来源：
IECON 2014 - 40TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY | 2014年
关键词：
Very High Speed Integrated Circuit Hardware Description Language (VHDL); Field Programmable Gate Array (FPGA); Enhanced Bandwidth Current Controller;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents an improvement of a field programmable gate array (FPGA) based scalable inverter drive to control electrical machines. In order to enhance the average utilization of the resources (logic cells and dedicated hardware) of the FPGA, an application-specific instruction-set processor (ASIP) is designed and implemented on the FPGA. To promote better organization of the source code, it is possible to write instructions in a MATLAB based syntax, which are translated into the instruction set for the ASIP.
引用
收藏
页码：1672 / 1678
页数：7
相关论文
共 50 条
  • [31] An Application Specific Instruction Set Processor Optimized for FFT
    Wang, Wenxiang
    Li, Ling
    Zhang, Guangfei
    Liu, Dong
    Qiu, Ji
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [32] Fine-Grained Checkpoint Recovery for Application-Specific Instruction-Set Processors
    Li, Tuo
    Shafique, Muhammad
    Ambrose, Jude Angelo
    Henkel, Joerg
    Parameswaran, Sri
    IEEE TRANSACTIONS ON COMPUTERS, 2017, 66 (04) : 647 - 660
  • [33] Design and implementation of application-specific instruction-set processor design for high-throughput multi-standard wireless orthogonal frequency division multiplexing baseband processor
    All, Mahmoud Abdel
    Hassan, Hanan M.
    Hamdy, Medhat
    Nasr, Omar A.
    Mohamed, Karim
    Shalash, Ahmed F.
    IET CIRCUITS DEVICES & SYSTEMS, 2015, 9 (03) : 191 - 203
  • [34] A Hierarchical Design of an Application-specific Instruction Set Processor for High-throughput FFT
    Guan, Xuan
    Fei, Yunsi
    Lin, Hai
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2513 - 2516
  • [35] A Generic Design Flow for Application Specific Processor Customization through Instruction-Set Extensions (ISEs)
    Karuri, Kingshuk
    Leupers, Rainer
    Ascheid, Gerd
    Meyr, Heinrich
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, PROCEEDINGS, 2009, 5657 : 204 - 214
  • [36] A Study on Instruction-set Selection using Multi-application based Application Specific Instruction-set Processors
    Ragel, Roshan G.
    Radhakrishnan, Swarnalatha
    Ambrose, Jude Angelo
    Parameswaran, Sri
    2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : 7 - 12
  • [37] A novel methodology for the design of application-specific instruction-set processors (ASIPs) using a machine description language
    Hoffmann, A
    Kogel, T
    Nohl, A
    Braun, G
    Schliebusch, O
    Wahlen, O
    Wieferink, A
    Meyr, H
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (11) : 1338 - 1354
  • [38] VSIP : Implementation of video specific instruction-set processor
    Kim, Sung D.
    Flynn, Choong J.
    Sunwoo, Myung H.
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1075 - +
  • [39] Application-Specific Instruction Set Processor Implementation of List Sphere Detector
    Antikainen, Juho
    Salmela, Perttu
    Silven, Olli
    Juntti, Markku
    Takala, Jarmo
    Myllyla, Markus
    EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2007, (01)
  • [40] An Application-Specific VLIW Processor with Vector Instruction Set for CNN Acceleration
    Bytyn, Andreas
    Leupers, Rainer
    Ascheid, Gerd
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
12345