Independent-gate four-terminal FinFET SRAM for drastic leakage current reduction

被引：0

作者：

Endo, Kazuhiko ^{[1
]}

O'uchi, Shin-ichi ^{[1
]}

Ishikawa, Yuki ^{[1
]}

Liu, Yongxun ^{[1
]}

Matsukawa, Takashi ^{[1
]}

Sakamoto, Kunihiro ^{[1
]}

Masahara, Meishoku ^{[1
]}

Tsukada, Junichi ^{[1
]}

Ishii, Kenichi ^{[1
]}

Yamauchi, Hiromi ^{[1
]}

Suzuki, Eiichi ^{[1
]}

机构：

[1] Natl Inst Adv Ind Sci & Technol, Nanoelect Res Inst, Tsukuba, Ibaraki 3058568, Japan

来源：

2008 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS | 2008年

关键词：

FinFET; separated gate; SRAM; leakage current;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An Independent-gate four-terminal FinFET SRAM have been successfully fabricated for drastic leakage current reduction. The new SRAM is consisted of a four-terminal (4T-) FinFET which has a flexible V-th controllability. The 4T-FinFET with a TiN metal gate is fabricated by a newly developed gate separation etching process. By appropriately controlling the V-th of the 4T-FinFET, we have successfully demonstrated the reduction of the leakage current and power consumption of the SRAM cell.

引用

页码：63 / 66

页数：4

共 50 条

[41] A measuring circuit in the form of a frequency-independent four-terminal network
Peredel'skii, GI
[J]. MEASUREMENT TECHNIQUES, 2003, 46 (11) : 1072 - 1078
[42] A Measuring Circuit in the Form of a Frequency-Independent Four-Terminal Network
G. I. Peredel'skii
[J]. Measurement Techniques, 2003, 46 : 1072 - 1078
[43] Comparison of Four-Terminal DG MOSFET Compact Model with Thin Si Channel FinFET Devices
Nakagawa, T.
O'uchi, S.
Liu, Y.
Sekigawa, T.
Tsutsumi, T.
Hioki, M.
Koike, H.
[J]. NSTI NANOTECH 2008, VOL 3, TECHNICAL PROCEEDINGS: MICROSYSTEMS, PHOTONICS, SENSORS, FLUIDICS, MODELING, AND SIMULATION, 2008, : 861 - 864
[44] Four-terminal FinFETs fabricated using an etch-back gate separation
Endo, Kazuhiko
Ishikawa, Yuki
Liu, Yongxun
Ishii, Kenichi
Matsukawa, Takashi
O'uchi, Shin-ichi
Masahara, Meishoku
Sugimata, Etsuro
Tsukada, Jyunichi
Yamauchi, Hiromi
Suzuki, Eiichi
[J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2007, 6 (02) : 201 - 205
[45] Analysis of the impact of spatial and temporal variations on the stability of SRAM arrays and the mitigation technique using independent-gate devices
Wang, Y.
Cotofana, S. D.
Fang, L.
[J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2014, 74 (06) : 2521 - 2529
[46] REDUCTION OF NONLINEAR DISTORTION IN A FOUR-TERMINAL NETWORK WITH SLIGHT NONLINEARITY.
Bogdanovich, B.M.
[J]. Telecommunications and Radio Engineering (English translation of Elektrosvyaz and Radiotekhnika), 1973, 27-28 (02): : 97 - 103
[47] DIRECT REDUCTION OF A MULTI-MESH CIRCUIT TO A FOUR-TERMINAL NETWORK
ROGERS, DWW
[J]. ELECTRONIC ENGINEERING, 1965, 37 (452): : 678 - &
[48] Low power and stable FinFET SRAM with static independent gate bias for enhanced integration density
Tawfik, Sherif A.
Kursun, Volkan
[J]. 2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 443 - 446
[49] Low Power SRAM Design using Independent Gate FinFET at 30nm Technology
Chodankar, Prathamesh
Gangad, Ajit
Suryavanshi, Indraneel
[J]. 2014 First International Conference on Computational Systems and Communications (ICCSC), 2014, : 52 - 56
[50] Reduction of gate-to-channel tunneling current in FinFET structures
Rudenko, T.
Kilchytska, V.
Collaert, N.
Jurczak, M.
Nazarov, A.
Flandre, D.
[J]. SOLID-STATE ELECTRONICS, 2007, 51 (11-12) : 1466 - 1472

← 1 2 3 4 5 →