Implementing Dynamic Reconfigurable CNN-based Full-Adder

被引：0

作者：

Liu, Yanyi ^{[1
,2
]}

Liu, Wenbo ^{[1
]}

Yuan, Xiaozheng ^{[1
]}

Chen, Guanrong ^{[3
]}

机构：

[1] Nanjing Univ Aeronaut & Astronaut, Dept Automat, Nanjing, Jiangsu, Peoples R China

[2] Nnajing Forestry Univ, Coll Informat Sci & Technol, Nanjing, Jiangsu, Peoples R China

[3] City Univ Hong Kong, Dept Elect Engn, Hong Kong, Hong Kong, Peoples R China

来源：

2012 13TH INTERNATIONAL WORKSHOP ON CELLULAR NANOSCALE NETWORKS AND THEIR APPLICATIONS (CNNA) | 2012年

关键词：

CELLULAR NEURAL-NETWORKS; LOGIC; AUTOMATA;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a new approach to implement the dynamic reconfigurable logical systems based on Cellular Neural Networks (CNN), comparing with utilizing the chaos computing system, which is easier to implement in engineering applications and more stable. We provided and experimentally demonstrated the basic principle for obtaining a full-adder by using uncoupled CNN cells. The actual circuit to implementing the full-adder and transforming from adder to subtractor also has been presented.

引用

页数：5

共 50 条

[21] Very low-noise (switching free) CNN-based adder
Sadeghi-Emamchaie, S
Jullien, GA
Miller, WC
ADVANCED SIGNAL PROCESSING ALGORITHMS, ARCHITECTURES,AND IMPLEMENTATIONS IX, 1999, 3807 : 50 - 61
[22] Low Power Magnetic Full-Adder Based on Spin Transfer Torque MRAM
Deng, Erya
Zhang, Yue
Klein, Jacques-Olivier
Ravelsona, Dafine
Chappert, Claude
Zhao, Weisheng
IEEE TRANSACTIONS ON MAGNETICS, 2013, 49 (09) : 4982 - 4987
[23] Quaternary Quantum/Reversible Half-Adder, Full-Adder, Parallel Adder and Parallel Adder/Subtractor Circuits
Asma Taheri Monfared
Majid Haghparast
Kamalika Datta
International Journal of Theoretical Physics, 2019, 58 : 2184 - 2199
[24] Design and simulation of a single-electron full-adder
Zardalidis, GT
Karafyllidis, I
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2003, 150 (03): : 173 - 177
[25] Electro-optical hybrid full-adder based on surface plasmon polaritons
Liang Z.
Shi Y.
Yi Y.
Fan Y.
Tang P.
Optik, 2023, 289
[26] Realization of a Complementary Full Adder Based on Reconfigurable Transistors
Wind, Lukas
Maierhofer, Moritz
Fuchsberger, Andreas
Sistani, Masiar
Weber, Walter M.
IEEE ELECTRON DEVICE LETTERS, 2024, 45 (04) : 724 - 727
[27] Full-adder Circuit Design Based on All-spin Logic Device
An, Qi
Su, Li
Klein, Jacques-Olivier
Le Beux, Sebastien
O'Connor, Ian
Zhao, Weisheng
PROCEEDINGS OF THE 2015 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH 15), 2015, : 163 - 168
[28] Quaternary Quantum/Reversible Half-Adder, Full-Adder, Parallel Adder and Parallel Adder/Subtractor Circuits
Monfared, Asma Taheri
Haghparast, Majid
Datta, Kamalika
INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2019, 58 (07) : 2184 - 2199
[29] Spin-Based Fully Nonvolatile Full-Adder Circuit for Computing in Memory
Amirany, Abdolah
Rajaei, Ramin
SPIN, 2019, 9 (01)
[30] Ultra High Speed CNFET Full-Adder Cell Based on Majority Gates
Navi, Keivan
Sharifi, Fazel
Momeni, Amir
Keshavarzian, Peiman
IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (06) : 932 - 934

← 1 2 3 4 5 →