High Performance CMOS FDSOI Devices activated at Low Temperature

被引：0

作者：

Pasini, L. ^{[1
,2
,3
]}

Batude, P. ^{[1
]}

Lacord, J. ^{[1
]}

Casse, M. ^{[1
]}

Mathieu, B. ^{[1
]}

Sklenard, B. ^{[1
]}

Luce, E. Piegas ^{[1
]}

Micout, J. ^{[1
,3
]}

Payet, A. ^{[1
]}

Mazen, F. ^{[1
]}

Besson, P. ^{[1
]}

Ghegin, E. ^{[1
,2
]}

Borrel, J. ^{[1
,2
]}

Daubriac, R. ^{[4
]}

Hutin, L. ^{[1
]}

Blachier, D. ^{[1
]}

Barge, D. ^{[2
]}

Chhun, S. ^{[2
]}

Mazzocchi, V. ^{[1
]}

Cros, A. ^{[2
]}

Barnes, J-P. ^{[1
]}

Saghi, Z. ^{[1
]}

Delaye, V. ^{[1
]}

Rambal, N. ^{[1
]}

Lapras, V. ^{[1
]}

Mazurier, J. ^{[1
]}

Weber, O. ^{[1
]}

Andrieu, F. ^{[1
]}

Brunet, L. ^{[1
]}

Fenouillet-Beranger, C. ^{[1
]}

Rafhay, Q. ^{[3
]}

Ghibaudo, G. ^{[3
]}

Cristiano, F. ^{[4
]}

Haond, M. ^{[2
]}

Boeuf, F. ^{[2
]}

Vinet, M. ^{[1
]}

机构：

[1] Minatec Grenoble, Leti, CEA, Grenoble, France

[2] STMicroelect Crolles, Crolles, France

[3] Minatec Grenoble INP, IMEP, LAHC, Grenoble, France

[4] CNRS, LAAS, Toulouse, France

来源：

2016 IEEE SYMPOSIUM ON VLSI TECHNOLOGY | 2016年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

3D sequential integration requires top FETs processed with a low thermal budget (500-600 degrees C). In this work, high performance low temperature FDSOI devices are obtained thanks to the adapted extension first architecture and the introduction of mobility boosters (pMOS: SiGe 27% channel / SiGe:B 35% RSD and nMOS: SiC:P RSD). This first demonstration of n and p extension first FDSOI devices shows that low temperature activated device can match the performance of a device with state-of-the-art high temperature process (above 1000 degrees C).

引用

页数：2

共 50 条

[1] Low temperature characterization of 14nm FDSOI CMOS devices
Shin, M.
Shi, M.
Mouis, M.
Cros, A.
Josse, E.
Kim, G. T.
Ghibaudo, G.
2014 11TH INTERNATIONAL WORKSHOP ON LOW TEMPERATURE ELECTRONICS (WOLTE), 2014, : 29 - 32
[2] Electrical characterization of FDSOI CMOS devices
Ghibaudo, G.
2016 46TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2016, : 135 - 141
[3] FDSOI for Low Power CMOS
Shahidi, Ghavam G.
2009 IEEE INTERNATIONAL SOI CONFERENCE, 2009, : 1 - 2
[4] High performance low power CMOS temperature sensor
Peng, Hua
JOURNAL OF COMPUTATIONAL METHODS IN SCIENCES AND ENGINEERING, 2023, 23 (06) : 3447 - 3460
[5] High performance FDSOI CMOS technology with metal gate and high-k
Doris, B. (dorisb@us.ibm.com), 2005, (Institute of Electrical and Electronics Engineers Inc.):
[6] High performance FDSOI CMOS technology with metal gate and high-k
Doris, B
Kim, YH
Linder, BP
Steen, M
Narayanan, V
Boyd, D
Rubino, J
Chang, L
Sleight, J
Topol, A
Sikorski, E
Shi, L
Wong, K
Babich, K
Zhang, Y
Kirsch, P
Newbury, J
Walker, GF
Carruthers, R
D'Emic, C
Kozlowski, P
Jammy, R
Guarini, KW
Leong, M
2005 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2005, : 214 - 215
[7] LOW-TEMPERATURE CHARACTERIZATION OF CMOS DEVICES
VISWANATHAN, CR
1989 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS: PROCEEDINGS OF TECHNICAL PAPERS, 1989, : 207 - 212
[8] Low temperature characterization of silicon CMOS devices
Ghibaudo, G
Balestra, F
MICROELECTRONICS AND RELIABILITY, 1997, 37 (09): : 1353 - 1366
[9] Future evolution of CMOS devices targeting on high-performance and low power
Ohji, Yuzuru
Seimitsu Kogaku Kaishi/Journal of the Japan Society for Precision Engineering, 2008, 74 (05): : 425 - 430
[10] Design of High Performance CMOS Logic Circuits with Low Temperature Sensitivity
Zhu, Ming
Jiang, Yingtao
Yang, Mei
Wang, Xiaohang
2017 INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS, ELECTRONICS AND CONTROL (ICCSEC), 2017, : 1719 - 1724

← 1 2 3 4 5 →