TranGen: A SAT-Based ATPG for path-oriented transition faults

被引:43
|
作者
Yang, K [1 ]
Cheng, KT [1 ]
Wang, LC [1 ]
机构
[1] Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA
关键词
D O I
10.1109/ASPDAC.2004.1337546
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a SAT-based ATPG tool targeting on a path-oriented transition fault model. Under this fault model, a transition fault is detected through the longest sensitizable path. In the ATPG process, we utilize an efficient false-path pruning technique to identify the longest sensitizable path through each fault site. We demonstrate that our new SAT-based ATPG can be orders-of-magnitude faster than a commercial ATPG tool. To demonstrate the quality of the tests generated by our approach, we compare its resulting test set to three other test sets: a single-detection transition fault test set, a multiple-detection transition fault test set, and a traditional critical path test set added to the single-detection set The superiority of our approach is demonstrated through various experiments based on statistical delay simulation and defect injection using benchmark circuits.
引用
收藏
页码:92 / 97
页数:6
相关论文
共 50 条
  • [1] SAT-based ATPG for Path Delay Faults in sequential circuits
    Eggersgluess, Stephan
    Fey, Goerschwin
    Drechsler, Rolf
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3671 - 3674
  • [2] A Novel SAT-based ATPG Approach for Transition Delay Faults
    Zokaee, Farzaneh
    Sabaghian-Bidgoli, Hossein
    Janfaza, Vahid
    Behnam, Payman
    Navabi, Zainalabedin
    2017 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2017, : 17 - 22
  • [3] On the Influence of Boolean Encodings in SAT-based ATPG for Path Delay Faults
    Eggersgluess, Stephan
    Drechsler, Rolf
    38TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2008), 2008, : 94 - 99
  • [4] Combining multi-valued logics in SAT-based ATPG for Path Delay Faults
    Eggersgluess, Stephan
    Fey, Goerschwin
    Drechsler, Rolf
    Glowatz, Andreas
    Hapke, Friedrich
    Schloeffel, Juergen
    MEMOCODE'07: FIFTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, 2007, : 181 - +
  • [5] MONSOON: SAT-Based ATPG for Path Delay Faults Using Multiple-Valued Logics
    Eggersgluess, Stephan
    Fey, Goerschwin
    Glowatz, Andreas
    Hapke, Friedrich
    Schloeffel, Juergen
    Drechsler, Rolf
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2010, 26 (03): : 307 - 322
  • [6] MONSOON: SAT-Based ATPG for Path Delay Faults Using Multiple-Valued Logics
    Stephan Eggersglüß
    Görschwin Fey
    Andreas Glowatz
    Friedrich Hapke
    Juergen Schloeffel
    Rolf Drechsler
    Journal of Electronic Testing, 2010, 26 : 307 - 322
  • [7] Dynamic Compaction in SAT-Based ATPG
    Czutro, Alexander
    Polian, Ilia
    Engelke, Piet
    Reddy, Sudhakar M.
    Becker, Bernd
    2009 ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2009, : 187 - +
  • [8] Efficient SAT-based ATPG techniques for all multiple stuck-at faults
    Fujita, Masahiro
    Mishchenko, Alan
    2014 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2014,
  • [9] Instance generation for SAT-based ATPG
    Tille, Daniel
    Fey, Goerschwin
    Drechsler, Rolf
    PROCEEDINGS OF THE 2007 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2007, : 153 - +
  • [10] Incremental SAT instance generation for SAT-based ATPG
    Tille, Daniel
    Drechsler, Rolf
    2008 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, PROCEEDINGS, 2008, : 68 - 73