共 50 条
- [1] SAT-based ATPG for Path Delay Faults in sequential circuits 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3671 - 3674
- [2] A Novel SAT-based ATPG Approach for Transition Delay Faults 2017 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2017, : 17 - 22
- [3] On the Influence of Boolean Encodings in SAT-based ATPG for Path Delay Faults 38TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2008), 2008, : 94 - 99
- [4] Combining multi-valued logics in SAT-based ATPG for Path Delay Faults MEMOCODE'07: FIFTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, 2007, : 181 - +
- [5] MONSOON: SAT-Based ATPG for Path Delay Faults Using Multiple-Valued Logics JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2010, 26 (03): : 307 - 322
- [6] MONSOON: SAT-Based ATPG for Path Delay Faults Using Multiple-Valued Logics Journal of Electronic Testing, 2010, 26 : 307 - 322
- [8] Efficient SAT-based ATPG techniques for all multiple stuck-at faults 2014 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2014,
- [9] Instance generation for SAT-based ATPG PROCEEDINGS OF THE 2007 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2007, : 153 - +
- [10] Incremental SAT instance generation for SAT-based ATPG 2008 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, PROCEEDINGS, 2008, : 68 - 73