Instance generation for SAT-based ATPG

被引:0
|
作者
Tille, Daniel [1 ]
Fey, Goerschwin [1 ]
Drechsler, Rolf [1 ]
机构
[1] Univ Bremen, Inst Comp Sci, D-28359 Bremen, Germany
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Recently, there is a renewed interest in Automatic Test Pattern Generation (ATPG) based on Boolean Satisfiability (SAT). This results from the availability of very powerful SAT solvers that have been developed in the last few years. Studies have shown that SAT-based ATPG tools can clearly outperform classical approaches for hard-to-test faults. While the ATPG problem has to be solved on a circuit, SAT solvers work on Conjunctive Normal Forms (CNFs). In this paper the problem to efficiently generate a SAT instance from a circuit is studied. Experimental results on large industrial circuits show the efficiency of the approach.
引用
下载
收藏
页码:153 / +
页数:2
相关论文
共 50 条
  • [1] Incremental SAT instance generation for SAT-based ATPG
    Tille, Daniel
    Drechsler, Rolf
    2008 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, PROCEEDINGS, 2008, : 68 - 73
  • [2] Dynamic Compaction in SAT-Based ATPG
    Czutro, Alexander
    Polian, Ilia
    Engelke, Piet
    Reddy, Sudhakar M.
    Becker, Bernd
    2009 ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2009, : 187 - +
  • [3] Incremental Solving Techniques for SAT-based ATPG
    Tille, Daniel
    Eggersgluess, Stephan
    Drechsler, Rolf
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (07) : 1125 - 1130
  • [4] On acceleration of SAT-based ATPG for industrial designs
    Drechsler, Rolf
    Eggersgluess, Stephan
    Fey, Goerschwin
    Glowatz, Andreas
    Hapke, Friedrich
    Schloeffel, Juergen
    Title, Daniel
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (07) : 1329 - 1333
  • [5] A Fast Untestability Proof for SAT-based ATPG
    Tille, Daniel
    Drechsler, Rolf
    PROCEEDINGS OF THE 2009 IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2009, : 38 - 43
  • [6] Neural Fault Analysis for SAT-based ATPG
    Huang, Junhua
    Zhen, Hui-Ling
    Wang, Naixing
    Mao, Hui
    Yuan, Mingxuan
    Huang, Yu
    2022 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2022, : 36 - 45
  • [7] Reusing learned information in SAT-based ATPG
    Fey, Goerschwin
    Warode, Tim
    Drechsler, Rolf
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 69 - +
  • [8] A Two-Variable Model for SAT-Based ATPG
    Chen, Huan
    Marques-Silva, Joao
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (12) : 1943 - 1956
  • [9] SAT-based ATPG for Zero-Aliasing Compaction
    Hulle, Robert
    Fiser, Petr
    Schmidt, Jan
    2017 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2017, : 307 - 314
  • [10] Improving test pattern compactness in SAT-based ATPG
    Eggersgluess, Stephan
    Drechsler, Rolf
    PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM, 2007, : 445 - 450