TranGen: A SAT-Based ATPG for path-oriented transition faults

被引:43
|
作者
Yang, K [1 ]
Cheng, KT [1 ]
Wang, LC [1 ]
机构
[1] Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA
关键词
D O I
10.1109/ASPDAC.2004.1337546
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a SAT-based ATPG tool targeting on a path-oriented transition fault model. Under this fault model, a transition fault is detected through the longest sensitizable path. In the ATPG process, we utilize an efficient false-path pruning technique to identify the longest sensitizable path through each fault site. We demonstrate that our new SAT-based ATPG can be orders-of-magnitude faster than a commercial ATPG tool. To demonstrate the quality of the tests generated by our approach, we compare its resulting test set to three other test sets: a single-detection transition fault test set, a multiple-detection transition fault test set, and a traditional critical path test set added to the single-detection set The superiority of our approach is demonstrated through various experiments based on statistical delay simulation and defect injection using benchmark circuits.
引用
收藏
页码:92 / 97
页数:6
相关论文
共 50 条
  • [21] POSTT: Path-Oriented Static Test Compaction for Transition Faults in Scan Circuits
    Pomeranz, Irith
    2017 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2017,
  • [22] Evaluating the Effectiveness of D-chains in SAT-based ATPG
    Burchard, Jan
    Neubauer, Felix
    Raiola, Pascal
    Erb, Dominik
    Becker, Bernd
    2017 18TH IEEE LATIN AMERICAN TEST SYMPOSIUM (LATS 2017), 2017,
  • [23] A Highly Fault-Efficient SAT-Based ATPG Flow
    Eggersgluess, Stephan
    Drechsler, Rolf
    IEEE DESIGN & TEST OF COMPUTERS, 2012, 29 (04): : 63 - 70
  • [24] Improved SAT-based ATPG: More Constraints, Better Compaction
    Eggersgluess, Stephan
    Wille, Robert
    Drechsler, Rolf
    2013 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2013, : 85 - 90
  • [25] Efficiency of Multi-Valued Encoding in SAT-based ATPG
    Fey, Goerschwin
    Shi, Junhao
    Drechsler, Rolf
    ISMVL 2006: 36th International Symposium on Multiple-Valued Logic, 2006, : 147 - 152
  • [26] TG-PRo: A New Model for SAT-Based ATPG
    Chen, Huan
    Marques-Silva, Joao
    2009 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP, 2009, : 76 - 81
  • [27] Test Patterns Compression Technique Based on a Dedicated SAT-Based ATPG
    Balcarek, Jiri
    Fiser, Petr
    Schmidt, Jan
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 805 - 808
  • [28] Parallelization of Unit Propagation Algorithm for SAT-based ATPG of Digital Circuits
    Ali, Lamya G.
    Hussein, Aziza I.
    Ali, Hanafy M.
    2016 28TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM 2016), 2016, : 185 - 188
  • [29] A New SAT-based ATPG for Generating Highly Compacted Test Sets
    Eggersgluess, Stephan
    Krenz-Baath, Rene
    Glowatz, Andreas
    Hapke, Friedrich
    Drechsler, Rolf
    2012 IEEE 15TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2012, : 230 - 235
  • [30] Early-Life-Failure Detection using SAT-based ATPG
    Sauer, Matthias
    Kim, Young Moon
    Seomun, Jun
    Kim, Hyung-Ock
    Do, Kyung-Tae
    Choi, Jung Yun
    Kim, Kee Sup
    Mitra, Subhasish
    Becker, Bernd
    2013 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2013,