Design Techniques for Xilinx Virtex FPGA Configuration Memory Scrubbers

被引:78
|
作者
Herrera-Alzu, I. [1 ]
Lopez-Vallejo, M. [1 ]
机构
[1] Univ Politecn Madrid, Dept Elect Engn, ETSI Telecomunicac, E-28040 Madrid, Spain
关键词
Field Programmable Gate Array (FPGA); reconfiguration; scrubbing; single event upset; Xilinx; SINGLE-EVENT; MITIGATION;
D O I
10.1109/TNS.2012.2231881
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
SRAM-based FPGAs are in-field reconfigurable an unlimited number of times. This characteristic, together with their high performance and high logic density, proves to be very convenient for a number of ground and space level applications. One drawback of this technology is that it is susceptible to ionizing radiation, and this sensitivity increases with technology scaling. This is a first order concern for applications in harsh radiation environments, and starts to be a concern for high reliability ground applications. Several techniques exist for coping with radiation effects at user application. In order to be effective they need to be complemented with configuration memory scrubbing, which allows error mitigation and prevents failures due to error accumulation. Depending on the radiation environment and on the system dependability requirements, the configuration scrubber design can become more or less complex. This paper classifies and presents current and novel design methodologies and architectures for SRAM-based FPGAs, and in particular for Xilinx Virtex-4QV/5QV, configuration memory scrubbers.
引用
收藏
页码:376 / 385
页数:10
相关论文
共 50 条
  • [31] Configuration compression for the Xilinx XC6200 FPGA
    Hauck, S
    Li, ZY
    Schwabe, E
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (08) : 1107 - 1113
  • [32] Bitstream-based simulation for configuration SEUs in Xilinx Virtex-4 FPGAs
    Ding, Lili
    Wang, Zhongming
    Chen, Wei
    Li, Yancun
    Zhang, Qingxiang
    Yu, Dengyun
    2016 16TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2016,
  • [34] Rapid prototyping design acceleration using a novel merging methodology for partial configuration streams of Xilinx Virtex-II FPGAs
    Bieser, C.
    Mueller-Glaser, K. -D.
    SEVENTEENTH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, 2006, : 193 - +
  • [35] Poweir consumption characterization and modeling of embedded memories in XILINX VIRTEX 400E FPGA
    Elléouet, D
    Julien, N
    Houzet, D
    Cousin, JG
    Martin, E
    PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, 2004, : 394 - 401
  • [36] Xilinx Virtex5 FPGA配置Flash的通用访问方法研究
    樊宏伦
    电子世界, 2018, (14) : 83 - 84
  • [38] SEPARABLE IMPLEMENTATION OF THE SECOND ORDER VOLTERRA FILTER (SOVF) IN XILINX VIRTEX-E FPGA
    Al-Mistarihi, Mamoun F.
    2008 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE AND LOGIC APPLICATIONS, VOLS 1 AND 2, 2008, : 530 - 533
  • [39] An Evaluation of the Xilinx Virtex-4 FPGA for On-Board Processing in an Advanced Imaging System
    Norton, Charles D.
    Werne, Thomas A.
    Pingree, Paula J.
    Geier, Sven
    2009 IEEE AEROSPACE CONFERENCE, VOLS 1-7, 2009, : 1566 - 1574
  • [40] A tool for injecting SEU-like faults into the configuration control mechanism of Xilinx Virtex FPGAs
    Alderighi, M
    Casini, F
    D'Angelo, S
    Mancini, M
    Marmo, A
    Pastore, S
    Sechi, GR
    18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 71 - 78