共 50 条
- [32] Bitstream-based simulation for configuration SEUs in Xilinx Virtex-4 FPGAs 2016 16TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2016,
- [34] Rapid prototyping design acceleration using a novel merging methodology for partial configuration streams of Xilinx Virtex-II FPGAs SEVENTEENTH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, 2006, : 193 - +
- [35] Poweir consumption characterization and modeling of embedded memories in XILINX VIRTEX 400E FPGA PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, 2004, : 394 - 401
- [38] SEPARABLE IMPLEMENTATION OF THE SECOND ORDER VOLTERRA FILTER (SOVF) IN XILINX VIRTEX-E FPGA 2008 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE AND LOGIC APPLICATIONS, VOLS 1 AND 2, 2008, : 530 - 533
- [39] An Evaluation of the Xilinx Virtex-4 FPGA for On-Board Processing in an Advanced Imaging System 2009 IEEE AEROSPACE CONFERENCE, VOLS 1-7, 2009, : 1566 - 1574
- [40] A tool for injecting SEU-like faults into the configuration control mechanism of Xilinx Virtex FPGAs 18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 71 - 78