Design Techniques for Xilinx Virtex FPGA Configuration Memory Scrubbers

被引:78
|
作者
Herrera-Alzu, I. [1 ]
Lopez-Vallejo, M. [1 ]
机构
[1] Univ Politecn Madrid, Dept Elect Engn, ETSI Telecomunicac, E-28040 Madrid, Spain
关键词
Field Programmable Gate Array (FPGA); reconfiguration; scrubbing; single event upset; Xilinx; SINGLE-EVENT; MITIGATION;
D O I
10.1109/TNS.2012.2231881
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
SRAM-based FPGAs are in-field reconfigurable an unlimited number of times. This characteristic, together with their high performance and high logic density, proves to be very convenient for a number of ground and space level applications. One drawback of this technology is that it is susceptible to ionizing radiation, and this sensitivity increases with technology scaling. This is a first order concern for applications in harsh radiation environments, and starts to be a concern for high reliability ground applications. Several techniques exist for coping with radiation effects at user application. In order to be effective they need to be complemented with configuration memory scrubbing, which allows error mitigation and prevents failures due to error accumulation. Depending on the radiation environment and on the system dependability requirements, the configuration scrubber design can become more or less complex. This paper classifies and presents current and novel design methodologies and architectures for SRAM-based FPGAs, and in particular for Xilinx Virtex-4QV/5QV, configuration memory scrubbers.
引用
收藏
页码:376 / 385
页数:10
相关论文
共 50 条
  • [21] Power Consumption Versus Configuration SEUs in Xilinx Virtex-5 FPGAs
    Aloisio, Alberto
    Bocci, Valerio
    Giordano, Raffaele
    Izzo, Vincenzo
    Sterpone, Luca
    Violante, Massimo
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2013, 60 (05) : 3502 - 3507
  • [22] Multiple-Clone Configuration of Relocatable Partial Bitstreams in Xilinx Virtex FPGAs
    Ebrahim, Ali
    Benkrid, Khaled
    Iturbe, Xabier
    Hong, Chuan
    2013 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS (AHS), 2013, : 178 - 183
  • [23] Physical configuration on-line visualization of Xilinx Virtex-II FPGAs
    Huebner, Michael
    Braun, Lars
    Becker, Juergen
    Claus, Christopher
    Stechele, Walter
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 41 - +
  • [24] A Review on SEU Mitigation Techniques for FPGA Configuration Memory
    Nidhin, T. S.
    Bhattacharyya, Anindya
    Behera, R. P.
    Jayanthi, T.
    IETE TECHNICAL REVIEW, 2018, 35 (02) : 157 - 168
  • [25] Investigation of SEU sensitivity of Xilinx Virtex II FPGA by pulsed laser fault injections
    Desplats, R
    Petit, S
    Rezgui, S
    Carmichael, C
    Fouillat, P
    Lewis, D
    MICROELECTRONICS RELIABILITY, 2004, 44 (9-11) : 1709 - 1714
  • [27] Comparison of Xilinx Virtex-II FPGA SEE sensitivities to protons and heavy ions
    Koga, R
    George, J
    Swift, G
    Yui, C
    Edmonds, L
    Carmichael, C
    Langley, T
    Murray, P
    Lanes, K
    Napier, M
    PROCEEDINGS OF THE 7TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS, 2004, 536 : 273 - 278
  • [28] A Scalable Parameterized NoC Emulator Built upon Xilinx Virtex-7 FPGA
    Zhu, Ming
    Jiang, Yingtao
    Yang, Mei
    De Luna, Louie
    2017 25TH INTERNATIONAL CONFERENCE ON SYSTEMS ENGINEERING (ICSENG), 2017, : 287 - 290
  • [29] Comparison of Xilinx Virtex-II FPGA SEE sensitivities to protons and heavy ions
    Koga, R
    George, J
    Swift, G
    Yui, C
    Edmonds, L
    Carmichael, C
    Langley, T
    Murray, P
    Lanes, K
    Napier, M
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2004, 51 (05) : 2825 - 2833
  • [30] Configuration compression for the Xilinx XC6200 FPGA
    Hauck, S
    Li, ZY
    Schwabe, E
    IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, 1998, : 138 - 146